Integrated circuits metering for piracy protection and digital rights management: an overview
Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI
Securing netlist-level FPGA design through exploiting process variation and degradation
Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays
Security analysis of logic obfuscation
Proceedings of the 49th Annual Design Automation Conference
Identification of recovered ICs using fingerprints from a light-weight on-chip sensor
Proceedings of the 49th Annual Design Automation Conference
Is split manufacturing secure?
Proceedings of the Conference on Design, Automation and Test in Europe
Logic encryption: a fault analysis perspective
DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe
DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe
Security analysis of integrated circuit camouflaging
Proceedings of the 2013 ACM SIGSAC conference on Computer & communications security
Hardware trojan resistant computation using heterogeneous COTS processors
ACSC '13 Proceedings of the Thirty-Sixth Australasian Computer Science Conference - Volume 135
Hardware security: threat models and metrics
Proceedings of the International Conference on Computer-Aided Design
Counterfeit Integrated Circuits: Detection, Avoidance, and the Challenges Ahead
Journal of Electronic Testing: Theory and Applications
| Hi-index | 0.00 |
Editor's note:Hardware metering to prevent IC piracy is a challenging and important problem. The authors propose a combinational locking scheme based on intelligent placement of the barriers throughout the design in which the objective is to maximize the effectiveness of the barriers and to minimize the overhead.—Farinaz Koushanfar, Rice University