Watermarking techniques for intellectual property protection
DAC '98 Proceedings of the 35th annual Design Automation Conference
Robust IP watermarking methodologies for physical design
DAC '98 Proceedings of the 35th annual Design Automation Conference
CRYPTO '99 Proceedings of the 19th Annual International Cryptology Conference on Advances in Cryptology
Intellectual Property Metering
IHW '01 Proceedings of the 4th International Workshop on Information Hiding
Behavioral synthesis techniques for intellectual property protection
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Trojan Detection using IC Fingerprinting
SP '07 Proceedings of the 2007 IEEE Symposium on Security and Privacy
Active hardware metering for intellectual property protection and security
SS'07 Proceedings of 16th USENIX Security Symposium on USENIX Security Symposium
Scan Based Side Channel Attacks on Stream Ciphers and Their Counter-Measures
INDOCRYPT '08 Proceedings of the 9th International Conference on Cryptology in India: Progress in Cryptology
Power supply signal calibration techniques for improving detection resolution to hardware Trojans
Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Hardware Trojan detection using path delay fingerprint
HST '08 Proceedings of the 2008 IEEE International Workshop on Hardware-Oriented Security and Trust
Power-Up SRAM State as an Identifying Fingerprint and Source of True Random Numbers
IEEE Transactions on Computers
Hardware Trojan horse detection using gate-level characterization
Proceedings of the 46th Annual Design Automation Conference
Consistency-based characterization for IC Trojan detection
Proceedings of the 2009 International Conference on Computer-Aided Design
Signature Schemes with Bounded Leakage Resilience
ASIACRYPT '09 Proceedings of the 15th International Conference on the Theory and Application of Cryptology and Information Security: Advances in Cryptology
HARPOON: an obfuscation-based SoC design methodology for hardware protection
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A Survey of Hardware Trojan Taxonomy and Detection
IEEE Design & Test
Preventing IC Piracy Using Reconfigurable Logic Barriers
IEEE Design & Test
Overcoming an Untrusted Computing Base: Detecting and Removing Malicious Hardware Automatically
SP '10 Proceedings of the 2010 IEEE Symposium on Security and Privacy
Practical leakage-resilient pseudorandom generators
Proceedings of the 17th ACM conference on Computer and communications security
Ending Piracy of Integrated Circuits
Computer
SP '11 Proceedings of the 2011 IEEE Symposium on Security and Privacy
Defeating UCI: Building Stealthy and Malicious Hardware
SP '11 Proceedings of the 2011 IEEE Symposium on Security and Privacy
The state-of-the-art in semiconductor reverse engineering
Proceedings of the 48th Design Automation Conference
A tutorial on physical security and side-channel attacks
Foundations of Security Analysis and Design III
A Unified Framework for Multimodal Submodular Integrated Circuits Trojan Detection
IEEE Transactions on Information Forensics and Security
Security analysis of logic obfuscation
Proceedings of the 49th Annual Design Automation Conference
Can EDA combat the rise of electronic counterfeiting?
Proceedings of the 49th Annual Design Automation Conference
Effective iterative techniques for fingerprinting design IP
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Proof-Carrying Hardware Intellectual Property: A Pathway to Trusted Module Acquisition
IEEE Transactions on Information Forensics and Security - Part 1
Side-channel vulnerability factor: a metric for measuring information leakage
Proceedings of the 39th Annual International Symposium on Computer Architecture
Parametric counterfeit IC detection via Support Vector Machines
DFT '12 Proceedings of the 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)
Path-delay fingerprinting for identification of recovered ICs
DFT '12 Proceedings of the 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)
High-sensitivity hardware trojan detection using multimodal characterization
Proceedings of the Conference on Design, Automation and Test in Europe
Reverse engineering digital circuits using functional analysis
Proceedings of the Conference on Design, Automation and Test in Europe
Logic encryption: a fault analysis perspective
DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe
Security analysis of integrated circuit camouflaging
Proceedings of the 2013 ACM SIGSAC conference on Computer & communications security
| Hi-index | 0.00 |
The globalized semiconductor supply chain is vulnerable to hardware attacks including: Trojans, piracy of intellectual properties (IPs) and/or overbuilding of integrated circuits (ICs), reverse engineering, side-channels, and counterfeiting. In this paper, we explain the threat models, the state-of-the-art defenses, and the metrics used to evaluate the defenses. The threat models outlined in this paper enables one to understand the attacks. Defenses and metrics can help defenders to build stronger countermeasures and evaluate them against other protection techniques using the metrics.