Clock network design for ultra-low power applications

Authors:
Mingoo Seok;David Blaauw;Dennis Sylvester
Affiliations:
University of Michigan, Ann Arbor, MI, USA;University of Michigan, Ann Arbor, MI, USA;University of Michigan, Ann Arbor, MI, USA
Venue:
Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design
Year:
2010

Citing 12
Cited 1

Impact of interconnect variations on the clock skew of a gigahertz microprocessor

Proceedings of the 37th Annual Design Automation Conference
Design of High-Performance Microprocessor Circuits

Design of High-Performance Microprocessor Circuits
Interconnect-power dissipation in a microprocessor

Proceedings of the 2004 international workshop on System level interconnect prediction
Theoretical and practical limits of dynamic voltage scaling

Proceedings of the 41st annual Design Automation Conference
Characterizing and modeling minimum energy operation for subthreshold circuits

Proceedings of the 2004 international symposium on Low power electronics and design
Analysis and mitigation of variability in subthreshold design

ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
Clock Distribution Architectures: A Comparative Study

ISQED '06 Proceedings of the 7th International Symposium on Quality Electronic Design
A high-speed variation-tolerant interconnect technique for sub threshold circuits using capacitive boosting

Proceedings of the 2006 international symposium on Low power electronics and design
A capacitive boosted buffer technique for high-speed process-variation-tolerant interconnect in UDVS application

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Optimal technology selection for minimizing energy and variability in low voltage applications

Proceedings of the 13th international symposium on Low power electronics and design
Slew-aware clock tree design for reliable subthreshold circuits

Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design
Technology flavor selection and adaptive techniques for timing-constrained 45nm subthreshold circuits

Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design

Variation-aware clock network design methodology for ultra-low voltage (ULV) circuits

Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design

Quantified Score

Hi-index	0.00

Visualization

Abstract

Robust design is a critical concern in ultra-low voltage operation due to large sensitivity to process and environmental variations. In particular, clock networks need careful attention to ensure robust distribution of well-defined clock signals to avoid setup and hold time violations. In this paper, we investigate the design methodology of robust clock networks for ultra-low voltage applications. A case study shows that an optimally-chosen clock network improves skew variation by 36× and energy consumption by 49%, compared to a typical clock network. Additionally, the impact of supply voltage and technology scaling on the optimal clock network construction is investigated.