Natural instruction level parallelism-aware compiler for high-performance QueueCore processor architecture

  • Authors:

  • Ben Abdallah Abderazek;Masashi Masuda;Arquimedes Canedo;Kenichi Kuroda

  • Affiliations:

  • School of Computer Science and Engineering, Adaptive Systems Laboratory, The University of Aizu, Aizu-Wakamatsu-shi, Japan 965-8580;School of Computer Science and Engineering, Adaptive Systems Laboratory, The University of Aizu, Aizu-Wakamatsu-shi, Japan 965-8580;School of Computer Science and Engineering, Adaptive Systems Laboratory, The University of Aizu, Aizu-Wakamatsu-shi, Japan 965-8580 and IBM Tokyo Research Laboratory, Yamato-shi, Japan 242-8502;School of Computer Science and Engineering, Adaptive Systems Laboratory, The University of Aizu, Aizu-Wakamatsu-shi, Japan 965-8580

  • Venue:
  • The Journal of Supercomputing
  • Year:
  • 2011

Quantified Score

Hi-index 0.00

Visualization

Abstract

This work presents a static method implemented in a compiler for extracting high instruction level parallelism for the 32-bit QueueCore, a queue computation-based processor. The instructions of a queue processor implicitly read and write their operands, making instructions short and the programs free of false dependencies. This characteristic allows the exploitation of maximum parallelism and improves code density. Compiling for the QueueCore requires a new approach since the concept of registers disappears. We propose a new efficient code generation algorithm for the QueueCore. For a set of numerical benchmark programs, our compiler extracts more parallelism than the optimizing compiler for an RISC machine by a factor of 1.38. Through the use of QueueCore's reduced instruction set, we are able to generate 20% and 26% denser code than two embedded RISC processors.