Efficient embeddings of binary trees in VLSI arrays
IEEE Transactions on Computers
From defects to failures: a view of dependable computing
ACM SIGARCH Computer Architecture News - Special Issue: Architectural Support for Operating Systems
A novel approach to system-level fault tolerance in hypercube multiprocessors
C3P Proceedings of the third conference on Hypercube concurrent computers and applications: Architecture, software, computer systems, and general issues - Volume 1
A Gracefully Degradable VLSI System for Linear Programming
IEEE Transactions on Computers
IEEE Transactions on Computers
Algorithm-Based Fault Tolerance on a Hypercube Multiprocessor
IEEE Transactions on Computers
Bi-Level Reconfigurations of Fault Tolerant Arrays
IEEE Transactions on Computers
Reconfiguration Strategies for VLSI Processor Arrays and Trees Using a Modified Diogenes Approach
IEEE Transactions on Computers
Design and Analysis of a Generalized Architecture for Reconfigurable m-ary Tree Structures
IEEE Transactions on Computers
Fault-Tolerant Processor Arrays Using Additional Bypass Linking Allocated by Graph-Node Coloring
IEEE Transactions on Computers
Fault-tolerant recursive least-squares computations on a mesh-connected parallel processor
Journal of Parallel and Distributed Computing
Computational Arrays with Flexible Redundancy
IEEE Transactions on Computers
Totally defect-tolerant arrays capable of quick broadcasting
DFT '95 Proceedings of the IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems
Enhanced Cluster k-Ary n-Cube, A Fault-Tolerant Multiprocessor
IEEE Transactions on Computers
Reliability of VLSI linear arrays with redundant links
IWDC'04 Proceedings of the 6th international conference on Distributed Computing
| Hi-index | 4.13 |
First Page of the Article