Deadlock prevention in the ÆTHEREAL protocol

Authors:
Biniam Gebremichael;Frits Vaandrager;Miaomiao Zhang;Kees Goossens;Edwin Rijpkema;Andrei Rădulescu
Affiliations:
ICIS, Radboud University, Nijmegen, The Netherlands;ICIS, Radboud University, Nijmegen, The Netherlands;ICIS, Radboud University, Nijmegen, The Netherlands;Philips Research Laboratories, Eindhoven, The Netherlands;Philips Research Laboratories, Eindhoven, The Netherlands;Philips Research Laboratories, Eindhoven, The Netherlands
Venue:
CHARME'05 Proceedings of the 13 IFIP WG 10.5 international conference on Correct Hardware Design and Verification Methods
Year:
2005

Citing 1
Cited 12

Æthereal Network on Chip: Concepts, Architectures, and Implementations

IEEE Design & Test

Formal development of NoC systems in B

Nordic Journal of Computing - Selected papers of the 17th nordic workshop on programming theory (NWPT'05), October 19-21, 2005
Towards a formal theory of on chip communications in the ACL2 logic

ACL2 '06 Proceedings of the sixth international workshop on the ACL2 theorem prover and its applications
Executable formal specification and validation of NoC communication infrastructures

Proceedings of the 21st annual symposium on Integrated circuits and system design
Formal validation of deadlock prevention in networks-on-chips

Proceedings of the Eighth International Workshop on the ACL2 Theorem Prover and its Applications
A formal approach to the verification of networks on chip

EURASIP Journal on Embedded Systems
Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
The connection-then-credit flow control protocol for heterogeneous multicore systems-on-chip

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - Special issue on the 2009 ACM/IEEE international symposium on networks-on-chip
Formal specification of networks-on-chips: deadlock and evacuation

Proceedings of the Conference on Design, Automation and Test in Europe
A TDM slot allocation flow based on multipath routing in NoCs

Microprocessors & Microsystems
Verifying deadlock-freedom of communication fabrics

VMCAI'11 Proceedings of the 12th international conference on Verification, model checking, and abstract interpretation
Easy Formal Specification and Validation of Unbounded Networks-on-Chips Architectures

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Benefits of selective packet discard in networks-on-chip

ACM Transactions on Architecture and Code Optimization (TACO)

Quantified Score

Hi-index	0.00

Visualization

Abstract

The Æthereal protocol enables both guaranteed and best effort communication in an on-chip packet switching network. We discuss a formal specification of Æthereal and its underlying network in terms of the PVS specification language. Using PVS we prove absence of deadlock for an abstract version of our model.