An efficient CMOS bridging fault simulator: with SPICE accuracy

Authors:
C. Di;J. A.G. Jess
Affiliations:
Fac. of Electr. Eng., Eindhoven Univ. of Technol.;-
Venue:
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Year:
2006

Citing 0
Cited 11

GOLDENGATE: a fast and accurate bridging fault simulator under a hybrid logic/IDDQ testing environment

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
Modeling and simulation of real defects using fuzzy logic

Proceedings of the 37th Annual Design Automation Conference
Testability Features of the AMD-K6 Microprocessor

IEEE Design & Test
Switch-level bridging fault simulation in the presence of feedbacks

ITC '98 Proceedings of the 1998 IEEE International Test Conference
A Parameterizable Fault Simulator for Bridging Faults

ETW '00 Proceedings of the IEEE European Test Workshop
Precise Test Generation for Resistive Bridging Faults of CMOS Combinational Circuits

ITC '00 Proceedings of the 2000 IEEE International Test Conference
Bridging Fault Extraction from Physical Design Data for Manufacturing Test Development

ITC '00 Proceedings of the 2000 IEEE International Test Conference
Testability Features of AMD-K6" Microprocessor

ITC '97 Proceedings of the 1997 IEEE International Test Conference
Simulating Realistic Bridging and Crosstalk Faults in an Industrial Setting

Journal of Electronic Testing: Theory and Applications
A Comparison of Bridging Fault Simulation Methods

ITC '99 Proceedings of the 1999 IEEE International Test Conference
Resistive Bridge Fault Modeling, Simulation and Test Generation

ITC '99 Proceedings of the 1999 IEEE International Test Conference

Quantified Score

Hi-index	0.03

Visualization

Abstract

This paper presents an alternative modeling and simulation method for CMOS bridging faults. The significance of the method is the introduction of a set of generic-bridge tables which characterize the bridged outputs for each bridge and a set of generic-cell tables which characterize how each cell propagates a logically undefined input. These two sets of tables are derived dynamically for a specific design by using a SPICE circuit simulator. Then they can be used by any logic fault simulator to simulate bridging faults. In this way, the proposed method can perform very fast bridging fault simulation yet with SPICE accuracy. The paper shows how these two sets of tables are derived and used in a parallel pattern fault simulator. Experimental results on ISCAS85 benchmarks are promising