Automated design debugging in a testbench-based verification environment

Authors:
Mehdi Dehbashi;André SüLflow;GöRschwin Fey
Affiliations:
Institute of Computer Science, University of Bremen, 28359 Bremen, Germany;Institute of Computer Science, University of Bremen, 28359 Bremen, Germany;Institute of Computer Science, University of Bremen, 28359 Bremen, Germany and Institute of Space Systems, German Aerospace Center, 28359 Bremen, Germany
Venue:
Microprocessors & Microsystems
Year:
2013

Citing 15
Cited 0

Debugging sequential circuits using Boolean satisfiability

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Comparison of schemes for encoding unobservability in translation to SAT

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Post-verification debugging of hierarchical designs

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Abstraction and refinement techniques in automated design debugging

Proceedings of the conference on Design, automation and test in Europe
Fixing Design Errors with Counterexamples and Resynthesis

ASP-DAC '07 Proceedings of the 2007 Asia and South Pacific Design Automation Conference
A performance-driven QBF-based iterative logic array representation with applications to verification, debug and test

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Handbook of Satisfiability: Volume 185 Frontiers in Artificial Intelligence and Applications

Handbook of Satisfiability: Volume 185 Frontiers in Artificial Intelligence and Applications
WoLFram- A Word Level Framework for Formal Verification

RSP '09 Proceedings of the 2009 IEEE/IFIP International Symposium on Rapid System Prototyping
Accurate rank ordering of error candidates for efficient HDL design debugging

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Increasing the accuracy of SAT-based debugging

Proceedings of the Conference on Design, Automation and Test in Europe
Automated design debugging with maximum satisfiability

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Automated Design Debugging in a Testbench-Based Verification Environment

DSD '11 Proceedings of the 2011 14th Euromicro Conference on Digital System Design
Design error diagnosis and correction via test vector simulation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Fault diagnosis and logic debugging using Boolean satisfiability

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Automatic Fault Localization for Property Checking

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Debugging is one of the major bottlenecks in the current VLSI design process as design size and complexity increase. Efficient automation of debugging procedures helps to reduce debugging time and to increase diagnosis accuracy. This work proposes an approach for automating the design debugging procedures by integrating SAT-based debugging with testbench-based verification. The diagnosis accuracy increases by iterating debugging and counterexample generation, i.e., the total number of fault candidates decreases. The experimental results show that our approach while not requiring a formal specification is as accurate as exact formal debugging in 71% of the experiments.