UNISM: unified scheduling and mapping for general networks on chip

Authors:
Ou He;Sheqin Dong;Wooyoung Jang;Jinian Bian;David Z. Pan
Affiliations:
Department of Computer Science and Technology, Tsinghua University, Beijing, China and Electrical and Computer Engineering Department, University of Texas, Austin, TX;Department of Computer Science and Technology, Tsinghua University, Beijing, China;Department of Electrical and Computer Engineering, University of Texas, Austin, TX;Department of Computer Science and Technology, Tsinghua University, Beijing, China;Department of Electrical and Computer Engineering, University of Texas, Austin, TX
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2012

Citing 25
Cited 1

TGFF: task graphs for free

Proceedings of the 6th international workshop on Hardware/software codesign
Multilevel k-way hypergraph partitioning

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Energy-Aware Communication and Task Scheduling for Network-on-Chip Architectures under Real-Time Constraints

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Bandwidth-Constrained Mapping of Cores onto NoC Architectures

Proceedings of the conference on Design, automation and test in Europe - Volume 2
Communication-Aware Task Scheduling and Voltage Selection for Total Systems Energy Minimization

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Power-Aware Communication Optimization for Networks-on-Chips with Voltage Scalable Links

CODES+ISSS '04 Proceedings of the international conference on Hardware/Software Codesign and System Synthesis: 2004
A technique for low energy mapping and routing in network-on-chip architectures

ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
CASPER: An Integrated Energy-Driven Approach for Task Graph Scheduling on Distributed Embedded Systems

ASAP '05 Proceedings of the 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors
Energy-aware mapping for tile-based NoC architectures under performance constraints

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
Linear-programming-based techniques for synthesis of network-on-chip architectures

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Designing application-specific networks on chips with floorplan information

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
Enhancing Locality in Two-Dimensional Space through Integrated Computation and Data Mappings

VLSID '07 Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems
An ILP formulation for system-level application mapping on network processor architectures

Proceedings of the conference on Design, automation and test in Europe
A 5-GHz Mesh Interconnect for a Teraflops Processor

IEEE Micro
Application mapping for chip multiprocessors

Proceedings of the 45th annual Design Automation Conference
ADAM: run-time agent-based distributed application mapping for on-chip communication

Proceedings of the 45th annual Design Automation Conference
ETAHM: an energy-aware task allocation algorithm for heterogeneous multiprocessor

Proceedings of the 45th annual Design Automation Conference
User-aware dynamic task allocation in networks-on-chip

Proceedings of the conference on Design, automation and test in Europe
Energy efficient application mapping to NoC processing elements operating at multiple voltage levels

NOCS '09 Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip
Automated technique for design of NoC with minimal communication latency

CODES+ISSS '09 Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis
NoC topology synthesis for supporting shutdown of voltage islands in SoCs

Proceedings of the 46th Annual Design Automation Conference
Dynamic thread and data mapping for NoC based CMPs

Proceedings of the 46th Annual Design Automation Conference
Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A3MAP: architecture-aware analytic mapping for networks-on-chip

Proceedings of the 2010 Asia and South Pacific Design Automation Conference

From UML specifications to mapping and scheduling of tasks into a NoC, with reliability considerations

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

Task scheduling and core mapping have a significant impact on the overall performance of network on chip (NOC). In this paper, a unified task scheduling and core mapping algorithm called UNISM is proposed for different NOC architectures including regular mesh, irregular mesh and custom networks. First, a unified model combining scheduling and mapping is introduced using mixed integer linear programming (MILP). Then, a novel graph model is proposed to consider the network irregularity and estimate communication energy and latency, since the number of network hops is not accurate enough for irregular mesh and custom networks. To make the MILP-based UNISM scalable, a heuristic is employed to speed up our method. Compared with two previous state-of-the-art works, experimental results show that more than 15% and 11.5% improvement on the execution time is achieved with similar energy consumption on average for regular mesh NOC. For irregular and custom NOC, the improvement is 27.3% and 14.5% on the execution time with 24.3% and 18.5% lower energy. Moreover, our method is scalable for large benchmarks in terms of runtime.