Communication-Aware Task Scheduling and Voltage Selection for Total Systems Energy Minimization

Authors:
Girish Varatkar;Radu Marculescu
Affiliations:
Carnegie Mellon University, Pittsburgh, PA;Carnegie Mellon University, Pittsburgh, PA
Venue:
Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Year:
2003

Citing 15
Cited 21

Allocation of Periodic Task Modules with Precedence and Deadline Constraints in Distributed Real-Time Systems

IEEE Transactions on Computers
Energy minimization using multiple supply voltages

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low power electronics and design
A survey of design techniques for system-level dynamic power management

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on low-power electronics and design
LEneS: task scheduling for low-energy systems using variable supply voltage processors

Proceedings of the 2001 Asia and South Pacific Design Automation Conference
Battery-aware static scheduling for distributed real-time embedded systems

Proceedings of the 38th annual Design Automation Conference
Route packets, not wires: on-chip inteconnection networks

Proceedings of the 38th annual Design Automation Conference
Task scheduling and voltage selection for energy minimization

Proceedings of the 39th annual Design Automation Conference
Real-Time Systems

Real-Time Systems
Low Power Digital CMOS Design

Low Power Digital CMOS Design
Power-conscious joint scheduling of periodic task graphs and aperiodic tasks in distributed real-time embedded systems

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
Task Scheduling in Multiprocessing Systems

Computer
A realistic variable voltage scheduling model for real-time applications

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Communication speed selection for embedded systems with networked voltage-scalable processors

Proceedings of the tenth international symposium on Hardware/software codesign
Networks on chip

Networks on chip
Codex-dp: co-design of communicating systems using dynamic programming

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Simultaneous communication and processor voltage scaling for dynamic and leakage energy reduction in time-constrained systems

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Optimal integration of inter-task and intra-task dynamic voltage scaling techniques for hard real-time applications

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Power optimizations for the MLCA using dynamic voltage scaling

SCOPES '05 Proceedings of the 2005 workshop on Software and compilers for embedded systems
Interactive presentation: Task scheduling under performance constraints for reducing the energy consumption of the GALS multi-processor SoC

Proceedings of the conference on Design, automation and test in Europe
Energy optimization of multiprocessor systems on chip by voltage selection

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Dynamic tag reduction for low-power caches in embedded systems with virtual memory

International Journal of Parallel Programming
Automated techniques for energy efficient scheduling on homogeneous and heterogeneous chip multi-processor architectures

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Leakage-Aware Multiprocessor Scheduling

Journal of Signal Processing Systems
Energy-Aware Scheduling of Flow Applications on Master-Worker Platforms

Euro-Par '09 Proceedings of the 15th International Euro-Par Conference on Parallel Processing
Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Trade-offs between voltage scaling and processor shutdown for low-energy embedded multiprocessors

SAMOS'07 Proceedings of the 7th international conference on Embedded computer systems: architectures, modeling, and simulation
Leakage-aware multiprocessor scheduling for low power

IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing
Overhead-aware energy optimization for real-time streaming applications on multiprocessor System-on-Chip

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Simultaneous variation-aware architecture exploration and task scheduling for MPSoC energy minimization

Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI
Models and complexity results for performance and energy optimization of concurrent streaming applications

International Journal of High Performance Computing Applications
Memory access aware on-line voltage control for performance and energy optimization

Proceedings of the International Conference on Computer-Aided Design
Static task mapping for tiled chip multiprocessors with multiple voltage islands

ARCS'12 Proceedings of the 25th international conference on Architecture of Computing Systems
Networks on chips: structure and design methodologies

Journal of Electrical and Computer Engineering - Special issue on Networks-on-Chip: Architectures, Design Methodologies, and Case Studies
UNISM: unified scheduling and mapping for general networks on chip

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Framework for simulation of heterogeneous MpSoC for design space exploration

VLSI Design
Multi-objective exploitation of pipeline parallelism using clustering, replication and duplication in embedded multi-core systems

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we present an interprocessor communication-aware task scheduling algorithm applicable to a multiprocessor system executing an application with dependent tasks. Our algorithm takes the application task graph and the architecture graph as inputs,assigns the tasks to processors and then schedules them. As main theoreticalcontribution, the algorithm we propose reduces the overallsystems energy by (i) reducing the total interprocessor communicationand (ii) executing certain cycles at a lower voltage level. Experimentalresults show that by tuning the parameter for communicationawareness, a schedule using our algorithm can reduce upto 80%interprocessor communication in a complex video/audio application(compared to a schedule which is only voltage-selection aware) withoutlosing much in the number of cycles executed at lower voltage.