Custom on-chip sensors for post-silicon failing path isolation in the presence of process variations

Authors:
Min Li;Azadeh Davoodi;Lin Xie
Affiliations:
University of Wisconsin at Madison, WI;University of Wisconsin at Madison, WI;Cadence Design Systems, San Jose, CA
Venue:
DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe
Year:
2012

Citing 12
Cited 0

Silicon speedpath measurement and feedback into EDA flows

Proceedings of the 44th annual Design Automation Conference
Case Study on Speed Failure Causes in a Microprocessor

IEEE Design & Test
Speedpath prediction based on learning from a small set of examples

Proceedings of the 45th annual Design Automation Conference
Path-RO: a novel on-chip critical path delay measurement under process variations

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
A framework for scalable postsilicon statistical delay prediction under process variations

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
PSTA-based branch and bound approach to the silicon speedpath isolation problem

Proceedings of the 2009 International Conference on Computer-Aided Design
Capturing post-silicon variations using a representative critical path

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Classification rule learning using subgroup discovery of cross-domain attributes responsible for design-silicon mismatch

Proceedings of the 47th Design Automation Conference
Representative path selection for post-silicon timing prediction under variability

Proceedings of the 47th Design Automation Conference
Design dependent process monitoring for back-end manufacturing cost reduction

Proceedings of the International Conference on Computer-Aided Design
Statistical Timing Analysis: From Basic Principles to State of the Art

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Bound-Based Statistically-Critical Path Extraction Under Process Variations

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This work offers a framework for predicting the delays of individual design paths at the post-silicon stage which is applicable to post-silicon validation and delay characterization. The prediction challenge is mainly due to limited access for direct delay measurement on the design paths after fabrication, combined with the high degree of variability in the process and environmental factors. Our framework is based on using on-chip delay sensors to improve timing prediction. Given a placed netlist at the pre-silicon stage, an optimization procedure is described which automatically generates the sensors subject to an area budget and available whitespace on the layout, in the presence of process variations. Each sensor is then generated as a sequence of logic gates with an approximate location on the layout at the pre-silicon stage. The on-chip sensor delay is then measured to predict the delays of individual design paths with less pessimism. In our experiments, we show that custom on-chip sensors can significantly increase the rate of predicting if a specified set of paths are failing their timing requirements.