The maximal VHDL subset with a cycle-level abstraction

  • Authors:
  • W. Baker;A. Newton

  • Affiliations:
  • Department of Electrical Engineering and Computer Science, Uinversity of California, Berkeley, CA;Department of Electrical Engineering and Computer Science, Uinversity of California, Berkeley, CA

  • Venue:
  • EURO-DAC '96/EURO-VHDL '96 Proceedings of the conference on European design automation
  • Year:
  • 1996

Quantified Score

Hi-index 0.00

Visualization

Abstract