Low power data processing by elimination of redundant computations

Authors:
Mir Azam;Paul Franzon;Wentai Liu
Affiliations:
Department of Electrical and Computer Engineering, North Carolina State University, Box 7911, Raleigh, NC;Department of Electrical and Computer Engineering, North Carolina State University, Box 7911, Raleigh, NC;Department of Electrical and Computer Engineering, North Carolina State University, Box 7911, Raleigh, NC
Venue:
ISLPED '97 Proceedings of the 1997 international symposium on Low power electronics and design
Year:
1997

Citing 12
Cited 15

Principles of CMOS VLSI design: a systems perspective

Principles of CMOS VLSI design: a systems perspective
Alternative implementations of two-level adaptive branch prediction

ISCA '92 Proceedings of the 19th annual international symposium on Computer architecture
Power analysis of embedded software: a first step towards software power minimization

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low-power design
A limit study of local memory requirements using value reuse profiles

Proceedings of the 28th annual international symposium on Microarchitecture
Value locality and load value prediction

Proceedings of the seventh international conference on Architectural support for programming languages and operating systems
Exceeding the dataflow limit via value prediction

Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture
Computer architecture (2nd ed.): a quantitative approach

Computer architecture (2nd ed.): a quantitative approach
Low Power Digital CMOS Design

Low Power Digital CMOS Design
Low-Power Digital VLSI Design Circuits and Systems

Low-Power Digital VLSI Design Circuits and Systems
An architectural alternative to optimizing compilers

ASPLOS I Proceedings of the first international symposium on Architectural support for programming languages and operating systems
A computer architecture for the dynamic optimization of high-level language programs

A computer architecture for the dynamic optimization of high-level language programs
Caching Function Results: Faster Arithmetic by Avoiding Unnecessary Computation

Caching Function Results: Faster Arithmetic by Avoiding Unnecessary Computation

Dynamic removal of redundant computations

ICS '99 Proceedings of the 13th international conference on Supercomputing
Wattch: a framework for architectural-level power analysis and optimizations

Proceedings of the 27th annual international symposium on Computer architecture
Value-based clock gating and operation packing: dynamic strategies for improving processor power and performance

ACM Transactions on Computer Systems (TOCS)
System and architecture-level power reduction of microprocessor-based communication and multi-media applications

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
On the effectiveness of flow aggregation in improving instruction reuse in network processing applications

International Journal of Parallel Programming - Special issue: Workshop on application specific processors (WASP)
Quality-Driven Proactive Computation Elimination for Power-Aware Multimedia Processing

Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Load elimination for low-power embedded processors

GLSVLSI '05 Proceedings of the 15th ACM Great Lakes symposium on VLSI
Fuzzy Memoization for Floating-Point Multimedia Applications

IEEE Transactions on Computers
Region-level approximate computation reuse for power reduction in multimedia applications

ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
Instruction Reuse in SPEC, media and packet processing benchmarks: A comparative study of power, performance and related microarchitectural optimizations

Journal of Embedded Computing - Embeded Processors and Systems: Architectural Issues and Solutions for Emerging Applications
Partial resolution for redundant operation table

Microprocessors & Microsystems
Early detection and bypassing of trivial operations to improve energy efficiency of processors

Microprocessors & Microsystems
A trace-based framework for verifiable GALS composition of IPs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Minimal Multi-threading: Finding and Removing Redundant Instructions in Multi-threaded Processors

MICRO '43 Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture
“Look it up" or "do the math": an energy, area, and timing analysis of instruction reuse and memoization

PACS'03 Proceedings of the Third international conference on Power - Aware Computer Systems

Quantified Score

Hi-index	0.00

Low power data processing by elimination of redundant computations

Quantified Score

Visualization

Abstract