Speeding up power estimation of embedded software

  • Authors:
  • Akshaye Sama;J. F. M. Theeuwen;M. Balakrishnan

  • Affiliations:
  • Philips Semiconductors, Prof Holstlaan 4, Eindhoven, The Netherlands;Philips Semiconductors, Prof Holstlaan 4, Eindhoven, The Netherlands;IIT Delhi, Hauz Khas, New Delhi, India

  • Venue:
  • ISLPED '00 Proceedings of the 2000 international symposium on Low power electronics and design
  • Year:
  • 2000

Quantified Score

Hi-index 0.00

Visualization

Abstract

Power is increasingly becoming a design constraint for embedded systems. A processor is responsible for energy consumption on account of the software component of the embedded system. The power estimation of this component is a major concern due to the rising complexities of processors and the slow estimation tools. This work attempts to estimate the energy dissipation of the PR1900 processor based on instruction set model with improved accuracy. The model is integrated in a simulation framework and validated. Over 200 times speedup has been obtained with average 1.4% loss in accuracy over gate level estimation. Analysis of the energy dissipated by the instruction vis a vis the processor architecture has been carried out and a substantial reduction in the measurement effort to build the processor energy model has been achieved.