Polygon rendering on a stream architecture

Authors:
John D. Owens;William J. Dally;Ujval J. Kapasi;Scott Rixner;Peter Mattson;Ben Mowery
Affiliations:
Computer Systems Laboratory, Stanford University, Gates Computer Science Building, 4A, Stanford, CA;Computer Systems Laboratory, Stanford University, Gates Computer Science Building, 4A, Stanford, CA;Computer Systems Laboratory, Stanford University, Gates Computer Science Building, 4A, Stanford, CA;Computer Systems Laboratory, Stanford University, Gates Computer Science Building, 4A, Stanford, CA;Computer Systems Laboratory, Stanford University, Gates Computer Science Building, 4A, Stanford, CA;Computer Systems Laboratory, Stanford University, Gates Computer Science Building, 4A, Stanford, CA
Venue:
HWWS '00 Proceedings of the ACM SIGGRAPH/EUROGRAPHICS workshop on Graphics hardware
Year:
2000

Citing 24
Cited 13

Environment mapping and other applications of world projections

IEEE Computer Graphics and Applications
Parallel computers for graphics applications

ASPLOS II Proceedings of the second international conference on Architectual support for programming languages and operating systems
Pixel-planes 5: a heterogeneous multiprocessor graphics system using processor-enhanced memories

SIGGRAPH '89 Proceedings of the 16th annual conference on Computer graphics and interactive techniques
PixelFlow: high-speed rendering using image composition

SIGGRAPH '92 Proceedings of the 19th annual conference on Computer graphics and interactive techniques
Leo: a system for cost effective 3D shaded graphics

SIGGRAPH '93 Proceedings of the 20th annual conference on Computer graphics and interactive techniques
FBRAM: a new form of memory optimized for 3D graphics

SIGGRAPH '94 Proceedings of the 21st annual conference on Computer graphics and interactive techniques
Triangle scan conversion using 2D homogeneous coordinates

HWWS '97 Proceedings of the ACM SIGGRAPH/EUROGRAPHICS workshop on Graphics hardware
The design and analysis of a cache architecture for texture mapping

Proceedings of the 24th annual international symposium on Computer architecture
A shading language on graphics hardware: the pixelflow shading system

Proceedings of the 25th annual conference on Computer graphics and interactive techniques
Neon: a single-chip 3D workstation graphics accelerator

HWWS '98 Proceedings of the ACM SIGGRAPH/EUROGRAPHICS workshop on Graphics hardware
A bandwidth-efficient architecture for media processing

MICRO 31 Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture
Program Improvement by Source-to-Source Transformation

Journal of the ACM (JACM)
Memory access scheduling

Proceedings of the 27th annual international symposium on Computer architecture
The CRAY-1 computer system

Communications of the ACM - Special issue on computer architecture
The parallel execution of DO loops

Communications of the ACM
Simulation of wrinkled surfaces

SIGGRAPH '78 Proceedings of the 5th annual conference on Computer graphics and interactive techniques
Gabriel: A Design Environment for DSP

IEEE Micro
VIS Speeds New Media Processing

IEEE Micro
MMX Technology Extension to the Intel Architecture

IEEE Micro
The Mpact media processor redefines the multimedia PC

COMPCON '96 Proceedings of the 41st IEEE International Computer Conference
Very Long Instruction Word architectures and the ELI-512

ISCA '83 Proceedings of the 10th annual international symposium on Computer architecture
Chap - a SIMD graphics processor

SIGGRAPH '84 Proceedings of the 11th annual conference on Computer graphics and interactive techniques
A Compiler for Creating Evolutionary Software and Application Experience

A Compiler for Creating Evolutionary Software and Application Experience
A Media-Enhanced Vector Architecture for Embedded Memory Systems

A Media-Enhanced Vector Architecture for Embedded Memory Systems

Efficient conditional operations for data-parallel architectures

Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture
The F-buffer: a rasterization-order FIFO buffer for multi-pass rendering

Proceedings of the ACM SIGGRAPH/EUROGRAPHICS workshop on Graphics hardware
Chromium: a stream-processing framework for interactive rendering on clusters

Proceedings of the 29th annual conference on Computer graphics and interactive techniques
Comparing Reyes and OpenGL on a stream architecture

Proceedings of the ACM SIGGRAPH/EUROGRAPHICS conference on Graphics hardware
Imagine: Media Processing with Streams

IEEE Micro
A real-time cloud modeling, rendering, and animation system

Proceedings of the 2003 ACM SIGGRAPH/Eurographics symposium on Computer animation
Brook for GPUs: stream computing on graphics hardware

ACM SIGGRAPH 2004 Papers
Shader algebra

ACM SIGGRAPH 2004 Papers
A programmable vertex shader with fixed-point SIMD datapath for low power wireless applications

Proceedings of the ACM SIGGRAPH/EUROGRAPHICS conference on Graphics hardware
A reconfigurable architecture for load-balanced rendering

Proceedings of the ACM SIGGRAPH/EUROGRAPHICS conference on Graphics hardware
Fully procedural graphics

Proceedings of the ACM SIGGRAPH/EUROGRAPHICS conference on Graphics hardware
Parallel-SG: research of parallel graphics rendering system on PC-Cluster

Proceedings of the 2006 ACM international conference on Virtual reality continuum and its applications
Throughput-driven synthesis of embedded software for pipelined execution on multicore architectures

ACM Transactions on Embedded Computing Systems (TECS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

The use of a programmable stream architecture in polygon rendering provides a powerful mechanism to address the high performance needs of today's complex scenes as well as the need for flexibility and programmability in the polygon rendering pipeline. We describe how a polygon rendering pipeline maps into data streams and kernels that operate on streams, and how this mapping is used to implement the polgyon rendering pipeline on Imagine, a programmable stream processor. We compare our results on a cycle-accurate simulation of Imagine to representative hardware and software renderers.