Implementing asynchronous circuits using a conventional EDA tool-flow

  • Authors:
  • Christos P. Sotiriou

  • Affiliations:
  • Institute of Computer Science (ICS), Foundation for Research and Technology - Hellas, Science and Technology Park of Crete, Heraklion, Crete, Greece

  • Venue:
  • Proceedings of the 39th annual Design Automation Conference
  • Year:
  • 2002

Quantified Score

Hi-index 0.00

Visualization

Abstract

This paper presents an approach by which asynchronous circuits can be realised with a conventional EDA tool flow and conventional standard cell libraries. Based on a gate-level asynchronous circuit implementation technique, direct-mapping, and by identifying the delay constraints and exploiting certain EDA tool features, this paper demonstrates that a conventional EDA tool flow can be used to describe, place, route and timing-verify asynchronous circuits.