Generating sparse partial inductance matrices with guaranteed stability
ICCAD '95 Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design
SPIE: sparse partial inductance extraction
DAC '97 Proceedings of the 34th annual Design Automation Conference
DAC '98 Proceedings of the 35th annual Design Automation Conference
On-chip inductance modeling and analysis
Proceedings of the 37th Annual Design Automation Conference
Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
Fast 3-D inductance extraction in lossy multi-layer substrate
Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
Iterative Methods for Sparse Linear Systems
Iterative Methods for Sparse Linear Systems
Fast parasitic extraction and simulation of three-dimensional interconnect via quasistatic analysis
Fast parasitic extraction and simulation of three-dimensional interconnect via quasistatic analysis
Return-limited inductances: a practical approach to on-chip inductance extraction
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Parallel iterative methods for dense linear systems in inductance extraction
Parallel Computing - Parallel matrix algorithms and applications (PMAA '02)
Improving boundary element methods for parasitic extraction
ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
Inductance extraction for interconnects in the presence of nonlinear magnetic materials
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Parallel algorithms for inductance extraction of VLSI circuits
IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing
Parallel performance of hierarchical multipole algorithms for inductance extraction
HiPC'04 Proceedings of the 11th international conference on High Performance Computing
| Hi-index | 0.00 |
The ability to compute the parasitic inductance of the interconnect is critical to the timing verification of modern VLSI circuits. A challenging aspect of inductance extraction is the solution of large, dense, complex linear systems of equations via iterative methods. Accelerating the convergence of the iterative method through preconditioning is made difficult due to the non-availability of the system matrix. This paper presents a novel algorithm to solve these linear systems by restricting current to a discrete solenoidal subspace in which Kirchoff's law is obeyed, and solving a reduced system via an iterative method such as GMRES. A preconditioner based on the Green's function is used to achieve near-optimal convergence rates in several cases. Experiments on a number of benchmark problems illustrate the advantages of the proposed method over FastHenry.