Return-limited inductances: a practical approach to on-chip inductance extraction

Authors:
K. L. Shepard;Zhong Tian
Affiliations:
Dept. of Electr. Eng., Columbia Univ., New York, NY;-
Venue:
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Year:
2006

Citing 0
Cited 18

Inductance 101: analysis and design issues

Proceedings of the 38th annual Design Automation Conference
Min/max on-chip inductance models and delay metrics

Proceedings of the 38th annual Design Automation Conference
A solenoidal basis method for efficient inductance extraction

Proceedings of the 39th annual Design Automation Conference
A fast simulation approach for inductive effects of VLSI interconnects

Proceedings of the 13th ACM Great Lakes symposium on VLSI
A local circuit topology for inductive parasitics

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
INDUCTWISE: inductance-wise interconnect simulator and extractor

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Vector potential equivalent circuit based on PEEC inversion

Proceedings of the 40th annual Design Automation Conference
An adaptive window-based susceptance extraction and its efficient implementation

Proceedings of the 40th annual Design Automation Conference
On-chip oscilloscopes for noninvasive time-domain measurement of waveforms in digital integrated circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on the 2001 international conference on computer design (ICCD)
SCORE: SPICE COmpatible Reluctance Extraction

Proceedings of the conference on Design, automation and test in Europe - Volume 2
CHIME: coupled hierarchical inductance model evaluation

Proceedings of the 41st annual Design Automation Conference
SuPREME: Substrate and Power-delivery Reluctance-Enhanced Macromodel Evaluation

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Return path selection for loop RL extraction

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Pre-Layout Inductive Corners for Advanced Digital Design Interconnect: Modeling and Silicon Validation

ISQED '06 Proceedings of the 7th International Symposium on Quality Electronic Design
CAD implications of new interconnect technologies

Proceedings of the 44th annual Design Automation Conference
Accelerated modeling of massively coupled RLC interconnects using the relative inductance extraction method

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Extended global routing with RLC crosstalk constraints

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
System-in-Package: Electrical and Layout Perspectives

Foundations and Trends in Electronic Design Automation

Quantified Score

Hi-index	0.03

Visualization

Abstract

Decreasing slew rates and efforts to reduce the resistance-capacitance (RC) delays of on-chip interconnect through design and technology have resulted in the growing importance of inductance in analyzing interconnect response for timing and noise analysis. In this paper, we consider a practical approach for extracting approximate inductances of on-chip interconnect. This approach, which we call the method of return-limited inductances, is based on performing the inductance modeling of signal lines and power-ground lines independently and on taking advantage of the power and ground distribution of the chip to localize inductive coupling. A set of simple geometry-based matrix decomposition rules guide sparsification in these extractions