Architectural strategies for low-power VLSI turbo decoders

Authors:
Guido Masera;Marco Mazza;Gianluca Piccinini;Fabrizio Viglione;Maurizio Zamboni
Affiliations:
Dipartimento di Elettronica, Politecnico di Torino, Corso Duca degli Abruzzi 24-10129 Torino, Italy;Dipartimento di Elettronica, Politecnico di Torino, Corso Duca degli Abruzzi 24-10129 Torino, Italy;Dipartimento di Elettronica, Politecnico di Torino, Corso Duca degli Abruzzi 24-10129 Torino, Italy;Dipartimento di Elettronica, Politecnico di Torino, Corso Duca degli Abruzzi 24-10129 Torino, Italy;Dipartimento di Elettronica, Politecnico di Torino, Corso Duca degli Abruzzi 24-10129 Torino, Italy
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2002

Citing 4
Cited 8

Energy efficient data transfer and storage organization for a MAP turbo decoder module

ISLPED '99 Proceedings of the 1999 international symposium on Low power electronics and design
VLSI architectures for turbo codes

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Decoding in analog VLSI

IEEE Communications Magazine
An intuitive justification and a simplified implementation of the MAP decoder for convolutional codes

IEEE Journal on Selected Areas in Communications

Design and implementation of low-energy turbo decoders

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
High Speed Max-Log-MAP Turbo SISO Decoder Implementation Using Branch Metric Normalization

ISVLSI '05 Proceedings of the IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design
Memory sub-banking scheme for high throughput MAP-based SISO decoders

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A low power turbo/Viterbi decoder for 3GPP2 applications

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Traceback-Based Optimizations for Maximum a Posteriori Decoding Algorithms

Journal of Signal Processing Systems
Reconfigurable turbo decoder with parallel architecture for 3GPP LTE system

IEEE Transactions on Circuits and Systems II: Express Briefs
Area-efficient high-throughput MAP decoder architectures

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A low-complexity turbo decoder architecture for energy-efficient wireless sensor networks

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

The use of "turbo codes" has been proposed for several applications, including the development of wireless systems, where highly reliable transmission is required at very low signal-to-noise ratios (SNR). The problem of extracting the best coding gains from these kind of codes has been deeply investigated in the last years. Also the hardware implementation of turbo codes is a very challenging topic, mainly due to the iterative nature of the decoding process, which demands an operating frequency much higher than the data rate; in the case of wireless applications, the design constraints became even more strict due to the low-cost and low-power requirements.This paper first presents a new architecture for the decoder core with improved area and power dissipation properties; then partitioning techniques are proposed to reduce the power consumption of the decoder memories. It is proven that most of the power is dissipated by the large RAM units required by the decoder, so the described technique is very efficient: an average power saving of 70% with an area overhead of 23% has been obtained on a set of analyzed architectures.