Introducing the IA-64 Architecture

Authors:
Jerry Huck;Dale Morris;Jonathan Ross;Allan Knies;Hans Mulder;Rumi Zahir
Affiliations:
-;-;-;-;-;-
Venue:
IEEE Micro
Year:
2000

Citing 6
Cited 37

A VLIW architecture for a trace Scheduling Compiler

IEEE Transactions on Computers - Special issue on architectural support for programming languages and operating systems
The Cydra 5 Departmental Supercomputer: Design Philosophies, Decisions, and Trade-Offs

Computer
Sentinel scheduling for VLIW and superscalar processors

ASPLOS V Proceedings of the fifth international conference on Architectural support for programming languages and operating systems
Dynamic memory disambiguation using the memory conflict buffer

ASPLOS VI Proceedings of the sixth international conference on Architectural support for programming languages and operating systems
A comparison of full and partial predicated execution support for ILP processors

ISCA '95 Proceedings of the 22nd annual international symposium on Computer architecture
The Intel IA-64 Compiler Code Generator

IEEE Micro

On the importance of points-to analysis and other memory disambiguation methods for C programs

Proceedings of the ACM SIGPLAN 2001 conference on Programming language design and implementation
Speculative precomputation: long-range prefetching of delinquent loads

ISCA '01 Proceedings of the 28th annual international symposium on Computer architecture
On the Boosting of Instruction Scheduling by Renaming

The Journal of Supercomputing
Post-pass binary adaptation for software-based speculative precomputation

PLDI '02 Proceedings of the ACM SIGPLAN 2002 Conference on Programming language design and implementation
Using predicate path information in hardware to determine true dependences

ICS '02 Proceedings of the 16th international conference on Supercomputing
An Advanced Optimizer for the IA-64 Architecture

IEEE Micro
Minimum Register Instruction Sequence Problem: Revisiting Optimal Code Generation for DAGs

IPDPS '01 Proceedings of the 15th International Parallel & Distributed Processing Symposium
Software Pipelining of Nested Loops

CC '01 Proceedings of the 10th International Conference on Compiler Construction
Optimizations to prevent cache penalties for the Intel® Itanium® 2 Processor

Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization
Itanium 2 Processor Microarchitecture

IEEE Micro
A framework for modeling and optimization of prescient instruction prefetch

SIGMETRICS '03 Proceedings of the 2003 ACM SIGMETRICS international conference on Measurement and modeling of computer systems
Test Methodology for the McKinley Processor

ITC '01 Proceedings of the 2001 IEEE International Test Conference
Scalable Hardware Memory Disambiguation for High ILP Processors

Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture
Validating the Itanium 2 Exception Control Unit: A Unit-Level Approach

IEEE Design & Test
Static Placement, Dynamic Issue (SPDI) Scheduling for EDGE Architectures

Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques
Data Centric Cache Measurement on the Intel ltanium 2 Processor

Proceedings of the 2004 ACM/IEEE conference on Supercomputing
Impact of Compiler-based Data-Prefetching Techniques on SPEC OMP Application Performance

IPDPS '05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Papers - Volume 01
WBTK: a New Set of Microbenchmarks to Explore Memory System Performance for Scientific Computing

International Journal of High Performance Computing Applications
Microarchitecture of the Godson-2 processor

Journal of Computer Science and Technology
Itanium: a system implementor's tale

ATEC '05 Proceedings of the annual conference on USENIX Annual Technical Conference
Exploiting virtual registers to reduce pressure on real registers

ACM Transactions on Architecture and Code Optimization (TACO)
A time-predictable VLIW processor and its compiler support

Real-Time Systems
Rotating register allocation with multiple rotating branches

Proceedings of the 22nd annual international conference on Supercomputing
A distributed, simultaneously multi-threaded (SMT) processor with clustered scheduling windows for scalable DSP performance

Journal of Signal Processing Systems - Special Issue: Embedded computing systems for DSP
An overview of a compiler for mapping software binaries to hardware

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
From Speculation to Security: Practical and Efficient Information Flow Tracking Using Speculative Hardware

ISCA '08 Proceedings of the 35th Annual International Symposium on Computer Architecture
A Flexible Code Compression Scheme Using Partitioned Look-Up Tables

HiPEAC '09 Proceedings of the 4th International Conference on High Performance Embedded Architectures and Compilers
Modulo scheduling without overlapped lifetimes

Proceedings of the 2009 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems
Control flow obfuscation with information flow tracking

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
Integrating high-level optimizations in a production compiler: design and implementation experience

CC'03 Proceedings of the 12th international conference on Compiler construction
Instruction scheduling for VLIW processors under variation scenario

SAMOS'09 Proceedings of the 9th international conference on Systems, architectures, modeling and simulation
Code compression for embedded VLIW processors using variable-to-fixed coding

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Improving performance of nested loops on reconfigurable array processors

ACM Transactions on Architecture and Code Optimization (TACO) - HIPEAC Papers
Fault-Tolerant VLIW processor design and error coverage analysis

EUC'06 Proceedings of the 2006 international conference on Embedded and Ubiquitous Computing
Improving the performance of GCC by exploiting IA-64 architectural features

ACSAC'05 Proceedings of the 10th Asia-Pacific conference on Advances in Computer Systems Architecture
Strategies for predicate-aware register allocation

CC'10/ETAPS'10 Proceedings of the 19th joint European conference on Theory and Practice of Software, international conference on Compiler Construction
SWSL: software synthesis for network lookup

ANCS '13 Proceedings of the ninth ACM/IEEE symposium on Architectures for networking and communications systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Advances in microprocessor design, integrated circuits, and compiler technology have increased the interest in parallel instruction execution. The IA-64 processor instruction set architecture has been designed with parallelism in mind.