LSCs: Breathing Life into Message Sequence Charts
Formal Methods in System Design
Modeling Reactive Systems with Statecharts: The Statemate Approach
Modeling Reactive Systems with Statecharts: The Statemate Approach
Verification of a Radio-based signaling system using the STATEMATE verification environment
Formal Methods in System Design
LSCs: Breathing Life into Message Sequence Charts
Proceedings of the IFIP TC6/WG6.1 Third International Conference on Formal Methods for Open Object-Based Distributed Systems (FMOODS)
A Visual Fomalism for Real-Time Requirement Specifications
ARTS '97 Proceedings of the 4th International AMAST Workshop on Real-Time Systems and Concurrent and Distributed Software: Transformation-Based Reactive Systems Development
Proceedings of the Real-Time: Theory in Practice, REX Workshop
An Analyser for Mesage Sequence Charts
TACAs '96 Proceedings of the Second International Workshop on Tools and Algorithms for Construction and Analysis of Systems
A visual approach to validating system level designs
Proceedings of the 15th international symposium on System Synthesis
Multiple instances and symbolic variables in executable sequence charts
OOPSLA '02 Proceedings of the 17th ACM SIGPLAN conference on Object-oriented programming, systems, languages, and applications
Synthesis of Behavioral Models from Scenarios
IEEE Transactions on Software Engineering
Visual Specifications for Modular Reasoning about Asynchronous Systems
FORTE '02 Proceedings of the 22nd IFIP WG 6.1 International Conference Houston on Formal Techniques for Networked and Distributed Systems
Smart Play-out of Behavioral Requirements
FMCAD '02 Proceedings of the 4th International Conference on Formal Methods in Computer-Aided Design
Integrating Semantics for Object-Oriented System Models
ICALP '01 Proceedings of the 28th International Colloquium on Automata, Languages and Programming,
Toward a Formal Model of Software Components
ICFEM '02 Proceedings of the 4th International Conference on Formal Engineering Methods: Formal Methods and Software Engineering
Scenario-Based Monitoring and Testing of Real-Time UML Models
«UML» '01 Proceedings of the 4th International Conference on The Unified Modeling Language, Modeling Languages, Concepts, and Tools
Generating test sequences from a set of MSCs
Computer Networks: The International Journal of Computer and Telecommunications Networking - ITU-T system design languages (SDL)
Formal hardware specification languages for protocol compliance verification
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Smart Play-Out Extended: Time and Forbidden Elements
QSIC '04 Proceedings of the Quality Software, Fourth International Conference
Live and let die: LSC based verification of UML models
Science of Computer Programming - Formal methods for components and objects pragmatic aspects and applications
From Live Sequence Charts to State Machines and Back: A Guided Tour
IEEE Transactions on Software Engineering
A Scenario-Matching Approach to the Description and Model Checking of Real-Time Properties
IEEE Transactions on Software Engineering
A Cloverleaf of Software Engineering
SEFM '05 Proceedings of the Third IEEE International Conference on Software Engineering and Formal Methods
Telecommunications Systems - Modeling, analysis, design and management
A scenario based notation for specifying temporal properties
Proceedings of the 2006 international workshop on Scenarios and state machines: models, algorithms, and tools
From multi-modal scenarios to code: compiling LSCs into aspectJ
Proceedings of the 14th ACM SIGSOFT international symposium on Foundations of software engineering
Synthesis of Open Reactive Systems from Scenario-Based Specifications
Fundamenta Informaticae - Application of Concurrency to System Design (ACSD'03)
Design Synthesis from Interaction and State-Based Specifications
IEEE Transactions on Software Engineering
Graphical scenarios for specifying temporal properties: an automated approach
Automated Software Engineering
A True-Concurrent Interpretation of Behavioural Scenarios
Electronic Notes in Theoretical Computer Science (ENTCS)
Controller Synthesis from LSC Requirements
FASE '09 Proceedings of the 12th International Conference on Fundamental Approaches to Software Engineering: Held as Part of the Joint European Conferences on Theory and Practice of Software, ETAPS 2009
Improving Translation of Live Sequence Charts to Temporal Logic
Electronic Notes in Theoretical Computer Science (ENTCS)
An evaluation of timed scenario notations
Journal of Systems and Software
Polymorphic Scenario-Based Specification Models: Semantics and Applications
MODELS '09 Proceedings of the 12th International Conference on Model Driven Engineering Languages and Systems
Verifying Real-Time Systems against Scenario-Based Requirements
FM '09 Proceedings of the 2nd World Congress on Formal Methods
Generating Snapshots of a Component Setting
Electronic Notes in Theoretical Computer Science (ENTCS)
On the expressive power of live sequence charts
Program analysis and compilation, theory and practice
Some results on the expressive power and complexity of LSCs
Pillars of computer science
Scenario-based verification of real-time systems using Uppaal
Formal Methods in System Design
A Compiler for Multimodal Scenarios: Transforming LSCs into AspectJ
ACM Transactions on Software Engineering and Methodology (TOSEM)
Efficient scenario verification for hybrid automata
CAV'11 Proceedings of the 23rd international conference on Computer aided verification
Towards synthesis of petri nets from scenarios
ICATPN'06 Proceedings of the 27th international conference on Applications and Theory of Petri Nets and Other Models of Concurrency
Can i execute my scenario in your net? viptool tells you!
ICATPN'06 Proceedings of the 27th international conference on Applications and Theory of Petri Nets and Other Models of Concurrency
Synthesis of distributed processes from scenario-based specifications
FM'05 Proceedings of the 2005 international conference on Formal Methods
Synthesis revisited: generating statechart models from scenario-based requirements
Formal Methods in Software and Systems Modeling
Temporal logic for scenario-based specifications
TACAS'05 Proceedings of the 11th international conference on Tools and Algorithms for the Construction and Analysis of Systems
SMTT'03 Proceedings of the 2003 international conference on Scenarios: models, Transformations and Tools
Lightweight formal methods for scenario-based software engineering
SMTT'03 Proceedings of the 2003 international conference on Scenarios: models, Transformations and Tools
Proving and explaining the unfeasibility of message sequence charts for hybrid systems
Proceedings of the International Conference on Formal Methods in Computer-Aided Design
Multi-modal scenarios revisited: A net-based representation
Theoretical Computer Science
Strongly consistent transformation of partial scenarios
ACM SIGSOFT Software Engineering Notes
Polymorphic scenario-based specification models: semantics and applications
Software and Systems Modeling (SoSyM)
Synthesis of Open Reactive Systems from Scenario-Based Specifications
Fundamenta Informaticae - Application of Concurrency to System Design (ACSD'03)
SMT-based scenario verification for hybrid systems
Formal Methods in System Design
| Hi-index | 0.00 |
The growing popularity of sequence charts, first of all Message Sequence Charts and UML Sequence Diagrams, for the description of communication behavior has evoked criticism regarding the semantics of the charts which led to extensions of these standardized visual formalisms. One such extension are Live Sequence Charts which allow to distinguish mandatory and possible behavior in protocol specifications. In the original language definition for LSCs the semantics are only described informally, although a sketch for a possible formalization has been provided as well. In this paper we intend to fill in the semantic blanks of the original LSC definition. Following the sketched path we define the semantics of an LSCb y deriving a Timed B眉chi Automata from it. We also consider qualitative and quantative timing aspects. We finally show how LSCs are integrated into a verification tool set for STATEMATE designs.