Synthesis of customized loop caches for core-based embedded systems

Authors:
Susan Cotterell;Frank Vahid
Affiliations:
University of California, Riverside;University of California, Riverside
Venue:
Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Year:
2002

Citing 25
Cited 8

Bus-invert coding for low-power I/O

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Cache design trade-offs for power and performance optimization: a case study

ISLPED '95 Proceedings of the 1995 international symposium on Low power design
Custom-fit processors: letting applications define architectures

Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture
Architectural exploration and optimization of local memory in embedded systems

ISSS '97 Proceedings of the 10th international symposium on System synthesis
An extended addressing mode for low power

ISLPED '97 Proceedings of the 1997 international symposium on Low power electronics and design
The filter cache: an energy efficient memory structure

MICRO 30 Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture
Procedure based program compression

MICRO 30 Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture
MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems

MICRO 30 Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture
Power and performance tradeoffs using various caching strategies

ISLPED '98 Proceedings of the 1998 international symposium on Low power electronics and design
Iterative cache simulation of embedded CPUs with trace stripping

CODES '99 Proceedings of the seventh international workshop on Hardware/software codesign
Customized instruction-sets for embedded processors

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Selective instruction compression for memory energy reduction in embedded systems

ISLPED '99 Proceedings of the 1999 international symposium on Low power electronics and design
Instruction fetch energy reduction using loop caches for embedded applications with small tight loops

ISLPED '99 Proceedings of the 1999 international symposium on Low power electronics and design
Code compression for low power embedded system design

Proceedings of the 37th Annual Design Automation Conference
A low power unified cache architecture providing power and performance flexibility (poster session)

ISLPED '00 Proceedings of the 2000 international symposium on Low power electronics and design
Power-aware partitioned cache architectures

ISLPED '01 Proceedings of the 2001 international symposium on Low power electronics and design
Memory Design and Exploration for Low Power, Embedded Systems

Journal of VLSI Signal Processing Systems - Special issue on signal processing systems design and implementation
Platform Tuning for Embedded Systems Design

Computer
Saving Power in the Control Path of Embedded Processors

IEEE Design & Test
An Approach for Quantitative Analysis of Application-Specific Dataflow Architectures

ASAP '97 Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors
Asymptotic Zero-Transition Activity Encoding for Address Busses in Low-Power Microprocessor-Based Systems

GLS '97 Proceedings of the 7th Great Lakes Symposium on VLSI
Optimization of memory organization and hierarchy for decreased size and power in video and image processing systems

MTDT '95 Proceedings of the 1995 IEEE International Workshop on Memory Technology, Design and Testing
Automatic Architectural Synthesis of VLIW and EPIC Processors

Proceedings of the 12th international symposium on System synthesis
Some Issues in Gray Code Addressing

GLSVLSI '96 Proceedings of the 6th Great Lakes Symposium on VLSI
Exploiting Fixed Programs in Embedded Systems: A Loop Cache Example

IEEE Computer Architecture Letters

Tuning of loop cache architectures to programs in embedded system design

Proceedings of the 15th international symposium on System Synthesis
Tiny instruction caches for low power embedded systems

ACM Transactions on Embedded Computing Systems (TECS)
Cluster miss prediction for instruction caches in embedded networking applications

Proceedings of the 14th ACM Great Lakes symposium on VLSI
Distributed loop controller architecture for multi-threading in uni-threaded VLIW processors

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Tiny split data-caches make big performance impact for embedded applications

Journal of Embedded Computing - Issues in embedded single-chip multicore architectures
Capturing and optimizing the interactions between prefetching and cache line turnoff

Microprocessors & Microsystems
Low power engineering

Embedded Systems Design
Software simultaneous multi-threading, a technique to exploit task-level parallelism to improve instruction- and data-level parallelism

PATMOS'06 Proceedings of the 16th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation

Quantified Score

Hi-index	0.00

Visualization

Abstract

Embedded system programs tend to spend much time in small loops. Introducing a very small loop cache into the instruction memory hierarchy has thus been shown to substantially reduce instruction fetch energy. However, loop caches come in many sizes and variations -- using the configuration best on the average may actually result in worsened energy for a specific program. We therefore introduce a loop cache exploration tool that analyzes a particular program's profile, rapidly explores the possible configurations, and generates the configuration with the greatest power savings. We introduce a simulation-based approach and show the good energy savings that a customized loop cache yields. We also introduce a fast estimation-based approach that obtains nearly the same results in seconds rather than tens of minutes or hours.