ACE: A Circuit Extractor

  • Authors:
  • Anoop Gupta

  • Affiliations:
  • Department of Computer Science, Carnegie-Mellon University, Pittsburgh, PA

  • Venue:
  • DAC '83 Proceedings of the 20th Design Automation Conference
  • Year:
  • 1983

Quantified Score

Hi-index 0.00

Visualization

Abstract

This paper describes the design, implementation and performance of a fiat edge-based circuit extractor for NMOS circuits. The extractor is able to work on large and complex designs, it can handle arbitrary geometry, and outputs a comprehensive wirelist. Measurements show that the run time of the edge-based algorithm used is linear in size of the circuit, with low implementation overheads. The extractor is capable of analyzing a circuit with 20,000 transistors in less than 30 minutes of CPU time on a VAX 11/780. The high performance of the extractor has changed the role that a circuit extractor played in the design process, as it is now possible to extract a chip a number of times during the same session.