On-Line Techniques for Error Detection and Correction in Processor Registers with Cross-Parity Check

  • Authors:
  • M. Pflanz;K. Walther;C. Galke;H. T. Vierhaus

  • Affiliations:
  • IBM Deutschland Entwicklung GmbH, Processor Development Department, Germany. mpflanz@de.ibm.com;Brandenburg University of Technology Cottbus, Computer Science Department, Germany. kwalther@informatik.tu-cottbus.de;Brandenburg University of Technology Cottbus, Computer Science Department, Germany. cg@informatik.tu-cottbus.de;Brandenburg University of Technology Cottbus, Computer Science Department, Germany. htv@informatik.tu-cottbus.de

  • Venue:
  • Journal of Electronic Testing: Theory and Applications
  • Year:
  • 2003

Quantified Score

Hi-index 0.01

Visualization

Abstract

The use of very deep submicron technology makes VLSI-based digital systems more susceptible to transient or soft errors, and thus compromises their reliability. This paper proposes an architecture inspired by the human immune system that allows tolerance ...