Custom circuit design as a driver of microprocessor performance

Authors:
D. H. Allen;S. H. Dhong;H. P. Hofstee;J. Leenstra;K. J. Nowka;D. L. Stasiak;D. F. Wendel
Affiliations:
IBM Server Technology Development, Rochester, Minnesota;IBM Research Division, Austin Research Laboratory, Austin, Texas;IBM Research Division, Austin Research Laboratory, Austin, Texas;IBM System, Boeblingen Development Laboratory, Boeblingen, Germany;IBM Research Division, Austin, Texas;IBM Server Technology Development, Rochester, Minnesota;IBM System, Boeblingen Development Laboratory, Boeblingen, Germany
Venue:
IBM Journal of Research and Development
Year:
2000

Citing 7
Cited 11

Principles of CMOS VLSI design: a systems perspective

Principles of CMOS VLSI design: a systems perspective
Circuit implementation of a 300-MHz 64-bit second-generation CMOS Alpha CPU

Digital Technical Journal - Special 10th anniversary issue
“Timing closure by design,” a high frequency microprocessor design methodology

Proceedings of the 37th Annual Design Automation Conference
GateMaker: a transistor to gate level model extractor for simulation, automatic test pattern generation and verification

ITC '98 Proceedings of the 1998 IEEE International Test Conference
The Design of an Asynchronous MIPS R3000 Microprocessor

ARVLSI '97 Proceedings of the 17th Conference on Advanced Research in VLSI (ARVLSI '97)
Circuit Design Techniques for a Gigahertz Integer Microprocessor

ICCD '98 Proceedings of the International Conference on Computer Design
A multithreaded PowerPC processor for commercial servers

IBM Journal of Research and Development

Compact models for estimating microprocessor frequency and power

Proceedings of the 2002 international symposium on Low power electronics and design
Using a Hierarchical DfT Methodology in High Frequency Processor Designs for Improved Delay Fault Testability

ITC '01 Proceedings of the 2001 IEEE International Test Conference
On-Line Techniques for Error Detection and Correction in Processor Registers with Cross-Parity Check

Journal of Electronic Testing: Theory and Applications
Design methodology for semi custom processor cores

Proceedings of the 14th ACM Great Lakes symposium on VLSI
Deconstructing process isolation

Proceedings of the 2006 workshop on Memory system performance and correctness
Singularity: rethinking the software stack

ACM SIGOPS Operating Systems Review - Systems work at Microsoft Research
Making effective decisions in computer architects' real-world: lessons and experiences with Godson-2 processor designs

Journal of Computer Science and Technology
Implementing a 1GHz four-issue out-of-order execution microprocessor in a standard cell ASIC methodology

Journal of Computer Science and Technology
Dynamic CMOS load balancing and path oriented in time optimization algorithms to minimize delay uncertainties from process variations

VLSI Design - Special issue on selected papers from the midwest symposium on circuits and systems
Proposed low power, high speed adder-based 65-nm Square root circuit

Microelectronics Journal
Closed-Form bounds for interconnect-aware minimum-delay gate sizing

PATMOS'05 Proceedings of the 15th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a survey of some of the most aggressive custom designs for CMOS processor products and prototypes in IBM. We argue that microprocessor performance growth, which has traditionally been driven primarily by CMOS technology and microarchitectural improvements, can receive a substantial contribution from improvements in circuit design and physical organization. We predict that in future microprocessor designs the floorplan and wire plan will be as important as the microarchitecture, more control logic will be structured and become indistinguishable from dataflow elements, and more circuits will be designed and analyzed at the level of single transistors and wires.