A New Scalable and Cost-Effective Congestion Management Strategy for Lossless Multistage Interconnection Networks

Authors:
J. Duato;I. Johnson;J. Flich;F. Naven;P. Garcia;T. Nachiondo
Affiliations:
Tech. Univ. of Valencia, Spain;Xyratex, United Kingdom;Tech. Univ. of Valencia, Spain;Xyratex, United Kingdom;Univ. of Castilla-La Mancha, Spain;Tech. Univ. of Valencia, Spain
Venue:
HPCA '05 Proceedings of the 11th International Symposium on High-Performance Computer Architecture
Year:
2005

Citing 0
Cited 28

Localized Congestion Control in Advanced Switching Interconnects

IEEE Micro
Distributed Resolution of Network Congestion and Potential Deadlock Using Reservation-Based Scheduling

IEEE Transactions on Parallel and Distributed Systems
Destination-Based HoL Blocking Elimination

ICPADS '06 Proceedings of the 12th International Conference on Parallel and Distributed Systems - Volume 1
Efficient, Scalable Congestion Management for Interconnection Networks

IEEE Micro
Towards an efficient switch architecture for high-radix switches

Proceedings of the 2006 ACM/IEEE symposium on Architecture for networking and communications systems
Access Regulation to Hot-Modules in Wormhole NoCs

NOCS '07 Proceedings of the First International Symposium on Networks-on-Chip
Congestion management for non-blocking clos networks

Proceedings of the 3rd ACM/IEEE Symposium on Architecture for networking and communications systems
On the Influence of the Packet Marking and Injection Control Schemes in Congestion Management for MINs

Euro-Par '08 Proceedings of the 14th international Euro-Par conference on Parallel Processing
Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Cross-line: a globally adaptive control method of interconnection network

ISHPC'05/ALPS'06 Proceedings of the 6th international symposium on high-performance computing and 1st international conference on Advanced low power systems
A distributed scheduling algorithm in central-stage buffered multi-stage switching fabrics

APPT'07 Proceedings of the 7th international conference on Advanced parallel processing technologies
FBICM: efficient congestion management for high-performance networks using distributed deterministic routing

HiPC'08 Proceedings of the 15th international conference on High performance computing
Scalable alternatives to virtual output queuing

ICC'09 Proceedings of the 2009 IEEE international conference on Communications
A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
The deflection self-routing Delta network: a dynamically fault-tolerant high-radix multistage interconnection network

The Journal of Supercomputing
HOPE: hotspot congestion control for Clos network on chip

NOCS '11 Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip
An abacus turn model for time/space-efficient reconfigurable routing

Proceedings of the 38th annual international symposium on Computer architecture
Providing full qos support in clusters using only two VCs at the switches

HiPC'05 Proceedings of the 12th international conference on High Performance Computing
Dynamic evolution of congestion trees: analysis and impact on switch architecture

HiPEAC'05 Proceedings of the First international conference on High Performance Embedded Architectures and Compilers
Towards a cost-effective interconnection network architecture with qos and congestion management support

Euro-Par'06 Proceedings of the 12th international conference on Parallel Processing
Cost / performance trade-offs and fairness evaluation of queue mapping policies

Euro-Par'05 Proceedings of the 11th international Euro-Par conference on Parallel Processing
On the correct sizing on meshes through an effective congestion management strategy

Euro-Par'05 Proceedings of the 11th international Euro-Par conference on Parallel Processing
Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces

Proceedings of the 49th Annual Design Automation Conference
On-chip networks from a networking perspective: congestion and scalability in many-core interconnects

Proceedings of the ACM SIGCOMM 2012 conference on Applications, technologies, architectures, and protocols for computer communication
On-chip networks from a networking perspective: congestion and scalability in many-core interconnects

ACM SIGCOMM Computer Communication Review - Special october issue SIGCOMM '12
Channel reservation protocol for over-subscribed channels and destinations

SC '13 Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis
Adaptive virtual channel partitioning for network-on-chip in heterogeneous architectures

ACM Transactions on Design Automation of Electronic Systems (TODAES) - Special Section on Networks on Chip: Architecture, Tools, and Methodologies
A new proposal to deal with congestion in InfiniBand-based fat-trees

Journal of Parallel and Distributed Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we propose a new congestion management strategy for lossless multistage interconnection networks that scales as network size and/or link bandwidth increase. Instead of eliminating congestion, our strategy avoids performance degradation beyond the saturation point by eliminating the HOL blocking produced by congestion trees. This is achieved in a scalable manner by using separate queues for congested flows. These are dynamically allocated only when congestion arises, and deallocated when congestion subsides. Performance evaluation results show that our strategy responds to congestion immediately and completely eliminates the performance degradation produced by HOL blocking while using only a small number of additional queues.