Leakage current estimation of CMOS circuit with stack effect

Authors:
Yong-Jun Xu;Zu-Ying Luo;Xiao-Wei Li;Li-Jian Li;Xian-Long Hong
Affiliations:
Institute of Computing Technology, The Chinese Academy of Sciences, Beijing 100080, P.R. China and Graduate School of Chinese Academy of Sciences, Beijing 100039, P.R. China;Department of Computer Science and Technology, Tsinghua University, Beijing 100084, P.R. China;Institute of Computing Technology, The Chinese Academy of Sciences, Beijing 100080, P.R. China and Graduate School of Chinese Academy of Sciences, Beijing 100039, P.R. China;National ASIC Design Engineering Center, Institute of Automation, The Chinese Academy of Sciences, Beijing 100080, P.R. China;Department of Computer Science and Technology, Tsinghua University, Beijing 100084, P.R. China
Venue:
Journal of Computer Science and Technology - Special issue on computer graphics and computer-aided design
Year:
2004

Citing 18
Cited 0

Transition density, a stochastic measure of activity in digital circuits

DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks

ISLPED '98 Proceedings of the 1998 international symposium on Low power electronics and design
Fundamentals of modern VLSI devices

Fundamentals of modern VLSI devices
Leakage-tolerant design techniques for high performance processors

Proceedings of the 2002 international symposium on Physical design
Leakage control with efficient use of transistor stacks in single threshold CMOS

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique

Proceedings of the 39th annual Design Automation Conference
Subthreshold leakage modeling and reduction techniques

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Accurate estimation of total leakage current in scaled CMOS logic circuits based on compact current modeling

Proceedings of the 40th annual Design Automation Conference
Analysis and minimization techniques for total leakage considering gate oxide leakage

Proceedings of the 40th annual Design Automation Conference
Topological Analysis for Leakage Prediction of Digital Circuits

ASP-DAC '02 Proceedings of the 2002 Asia and South Pacific Design Automation Conference
Ultra Low-Leakage Power Strategies for Sub-1 V VLSI: Novel Circuit Styles and Design Methodologies for Partially Depleted Silicon-On-Insulator (PD-SOI) CMOS Technology

VLSID '03 Proceedings of the 16th International Conference on VLSI Design
Maximum Leakage Power Estimation for CMOS Circuits

VOLTA '99 Proceedings of the IEEE Alessandro Volta Memorial Workshop on Low-Power Design
Simultaneous Subthreshold and Gate-Oxide Tunneling Leakage Current Analysis in Nanometer CMOS Design

ISQED '03 Proceedings of the 4th International Symposium on Quality Electronic Design
Design Techniques for Gate-Leakage Reduction in CMOS Circuits

ISQED '03 Proceedings of the 4th International Symposium on Quality Electronic Design
Modeling and estimation of total leakage current in nano-scaled CMOS devices considering the effect of parameter variation

Proceedings of the 2003 international symposium on Low power electronics and design
Average Leakage Current Estimation of CMOS Logic Circuits

VTS '01 Proceedings of the 19th IEEE VLSI Test Symposium
Models and algorithms for bounds on leakage in CMOS circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Algorithms for minimizing standby power in deep submicrometer, dual-Vt CMOS circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Leakage current of CMOS circuit increases dramatically with the technology scaling down and has become a critical issue of high performance system. Subthreshold, gate and reverse biased junction band-to-band tunneling (BTBT) leakages are considered three main determinants of total leakage current. Up to now, how to accurately estimate leakage current of large-scale circuits within endurable time remains unsolved, even though accurate leakage models have been widely discussed. In this paper, the authors first dip into the stack effect of CMOS technology and propose a new simple gate-level leakage current model. Then, a table-lookup based total leakage current simulator is built up according to the model. To validate the simulator, accurate leakage current is simulated at circuit level using popular simulator HSPICE for comparison. Some further studies such as maximum leakage current estimation, minimum leakage current generation and a high-level average leakage current macromodel are introduced in detail. Experiments on ISCAS85 and ISCAS89 benchmarks demonstrate that the two proposed leakage current estimation methods are very accurate and efficient.