Virtual multiprocessor: an analyzable, high-performance architecture for real-time computing

Authors:
Ali El-Haj-Mahmoud;Ahmed S. AL-Zawawi;Aravindh Anantaraman;Eric Rotenberg
Affiliations:
North Carolina State University, Raleigh, NC;North Carolina State University, Raleigh, NC;North Carolina State University, Raleigh, NC;North Carolina State University, Raleigh, NC
Venue:
Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems
Year:
2005

Citing 31
Cited 9

A variable instruction stream extension to the VLIW architecture

ASPLOS IV Proceedings of the fourth international conference on Architectural support for programming languages and operating systems
DISC: dynamic instruction stream computer

MICRO 24 Proceedings of the 24th annual international symposium on Microarchitecture
Software-based cache partitioning for real-time applications

Journal of Computer and Software Engineering - Special issue: hardware-software codesign
The M-Machine multicomputer

Proceedings of the 28th annual international symposium on Microarchitecture
Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor

ISCA '96 Proceedings of the 23rd annual international symposium on Computer architecture
Approximation algorithms for bin packing: a survey

Approximation algorithms for NP-hard problems
Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment

Journal of the ACM (JACM)
An Integrated Path and Timing Analysis Method based on Cycle-Level Symbolic Execution

Real-Time Systems
Comparing power consumption of an SMT and a CMP DSP for mobile phone workloads

CASES '01 Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems
Real-Time Systems

Real-Time Systems
Superscalar Instruction Execution in the 21164 Alpha Microprocessor

IEEE Micro
New Strategies for Assigning Real-Time Tasks to Multiprocessor Systems

IEEE Transactions on Computers
Weld: A Multithreading Technique Towards Latency-Tolerant VLIW Processors

HiPC '01 Proceedings of the 8th International Conference on High Performance Computing
Out-of-Order Execution may not be Cost-Effective on Processors Featuring Simultaneous Multithreading

HPCA '99 Proceedings of the 5th International Symposium on High Performance Computer Architecture
Front-End Policies for Improved Issue Efficiency in SMT Processors

HPCA '03 Proceedings of the 9th International Symposium on High-Performance Computer Architecture
Real-time scheduling on multithreaded processors

RTCSA '00 Proceedings of the Seventh International Conference on Real-Time Systems and Applications
Efficient microarchitecture modeling and path analysis for real-time software

RTSS '95 Proceedings of the 16th IEEE Real-Time Systems Symposium
A Worst Case Timing Analysis Technique for Multiple-Issue Machines

RTSS '98 Proceedings of the IEEE Real-Time Systems Symposium
Techniques for Software Thread Integration in Real-Time Embedded Systems

RTSS '98 Proceedings of the IEEE Real-Time Systems Symposium
Soft Real- Time Scheduling on Simultaneous Multithreaded Processors

RTSS '02 Proceedings of the 23rd IEEE Real-Time Systems Symposium
Virtual simple architecture (VISA): exceeding the complexity limit in safe real-time systems

Proceedings of the 30th annual international symposium on Computer architecture
Fixed-Priority Scheduling of Periodic Tasks on Multiprocessor Systems

Fixed-Priority Scheduling of Periodic Tasks on Multiprocessor Systems
Initial Observations of the Simultaneous Multithreading Pentium 4 Processor

Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques
The Impact of Resource Partitioning on SMT Processors

Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques
Compiler-decided dynamic memory allocation for scratch-pad based embedded systems

Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems
Extended Split-Issue: Enabling Flexibility in the Hardware Implementation of NUAL VLIW DSPs

Proceedings of the 31st annual international symposium on Computer architecture
QoS for High-Performance SMT Processors in Embedded Systems

IEEE Micro
Safely exploiting multithreaded processors to tolerate memory latency in real-time systems

Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems
Modeling Out-of-Order Processors for Software Timing Analysis

RTSS '04 Proceedings of the 25th IEEE International Real-Time Systems Symposium
A WCET-Oriented Static Branch Prediction Scheme for Real Time Systems

ECRTS '05 Proceedings of the 17th Euromicro Conference on Real-Time Systems
MiBench: A free, commercially representative embedded benchmark suite

WWC '01 Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop

Energy-Efficient Simultaneous Thread Fetch from Different Cache Levels in a Soft Real-Time SMT Processor

SAMOS '08 Proceedings of the 8th international workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation
IPC Control for Multiple Real-Time Threads on an In-Order SMT Processor

HiPEAC '09 Proceedings of the 4th International Conference on High Performance Embedded Architectures and Compilers
Dynamic task set partitioning based on balancing resource requirements and utilization to reduce power consumption

Proceedings of the 2010 ACM Symposium on Applied Computing
Soft real-time scheduling on SMT processors with explicit resource allocation

ARCS'08 Proceedings of the 21st international conference on Architecture of computing systems
Temporal isolation on multiprocessing architectures

Proceedings of the 48th Design Automation Conference
A dynamic power-aware partitioner with task migration for multicore embedded systems

Euro-Par'11 Proceedings of the 17th international conference on Parallel processing - Volume Part I
How to enhance a superscalar processor to provide hard real-time capable in-order SMT

ARCS'10 Proceedings of the 23rd international conference on Architecture of Computing Systems
A hard real-time capable multi-core SMT processor

ACM Transactions on Embedded Computing Systems (TECS)
Building timing predictable embedded systems

ACM Transactions on Embedded Computing Systems (TECS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

The design of a real-time architecture is governed by a trade-off between analyzability necessary for real-time formalism and performance demanded by high-end embedded systems. We reconcile this trade-off with a novel Real-time Virtual Multiprocessor (RVMP). RVMP virtualizes a single in-order superscalar processor into multiple interference-free different-sized virtual processors. This provides a flexible spatial dimension. In the time dimension, the number and size of virtual processors can be rapidly reconfigured. A simple real-time scheduling approach concentrates scheduling within a small time interval, producing a simple repeating space/time schedule that orchestrates virtualization. RVMP successfully combines the analyzability (hence real-time formalism) of multiple processors with the flexibility (hence high performance) of simultaneous multithreading (SMT).Worst-case schedulability experiments show that more task-sets are provably schedulable on RVMP than on conventional rigid multiprocessors with equal aggregate resources, and the advantage only intensifies with more demanding task-sets. Run-time experiments show RVMP's statically-controlled coarser-grain space/time configurability is as effective as unsafe SMT. Moreover, RVMP provides a real-time formalism that SMT does not currently provide.