A framework for automated and optimized ASIP implementation supporting multiple hardware description languages

Authors:
Oliver Schliebusch;A. Chattopadhyay;D. Kammler;G. Ascheid;R. Leupers;H. Meyr;Tim Kogel
Affiliations:
Aachen University of Technology, Aachen, Germany;Aachen University of Technology, Aachen, Germany;Aachen University of Technology, Aachen, Germany;Aachen University of Technology, Aachen, Germany;Aachen University of Technology, Aachen, Germany;Aachen University of Technology, Aachen, Germany;CoWare, Inc., San Jose, CA
Venue:
Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Year:
2005

Citing 10
Cited 6

ISDL: an instruction set description language for retargetability

DAC '97 Proceedings of the 34th annual Design Automation Conference
Effectiveness of the ASIP design system PEAS-III in design of pipelined processors

Proceedings of the 2001 Asia and South Pacific Design Automation Conference
Cover story: the future of the microprocessor business

IEEE Spectrum - The future of the microprocessor business
Architecture Exploration for Embedded Processors with Lisa

Architecture Exploration for Embedded Processors with Lisa
Describing instruction set processors using nML

EDTC '95 Proceedings of the 1995 European conference on Design and Test
Rapid Exploration of Pipelined Processors through Automatic Generation of Synthesizable RTL Models

RSP '03 Proceedings of the 14th IEEE International Workshop on Rapid System Prototyping (RSP'03)
Processor Modeling for Hardware Software Codesign

VLSID '99 Proceedings of the 12th International Conference on VLSI Design - 'VLSI for the Information Appliance'
Architecture Implementation Using the Machine Description Language LISA

ASP-DAC '02 Proceedings of the 2002 Asia and South Pacific Design Automation Conference
RTL Processor Synthesis for Architecture Exploration and Implementation

Proceedings of the conference on Design, automation and test in Europe - Volume 3
A novel methodology for the design of application-specific instruction-set processors (ASIPs) using a machine description language

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Applying Resource Sharing Algorithms to ADL-driven Automatic ASIP Implementation

ICCD '05 Proceedings of the 2005 International Conference on Computer Design
ASIP design and synthesis for non linear filtering in image processing

Proceedings of the conference on Design, automation and test in Europe: Designers' forum
Prefabrication and postfabrication architecture exploration for partially reconfigurable VLIW processors

ACM Transactions on Embedded Computing Systems (TECS)
Processor Description Languages

Processor Description Languages
A design flow for architecture exploration and implementation of partially reconfigurable processors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Integrated video motion estimator with Retinex-like pre-processing for robust motion analysis in automotive scenarios: algorithmic and real-time architecture design

Journal of Real-Time Image Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Architecture Description Languages (ADLs) are widely used to perform design space exploration for Application Specific Instruction Set Processors (ASIPs). While the design space exploration is well supported by numerous tools providing high flexibility and quality, the methodology of automated implementation is limited to simple transformations. Assuming fixed architectural templates, information given in the ADL is directly mapped to a hardware description on Register Transfer Level (RTL). Gate-Level synthesis tools are not able to perform potential optimizations, as the computational complexity grows exponential with the size of the architecture. Information such as exclusiveness, parallelism or boolean relations are spread over multiple modules and therefore hard to determine. In this paper, we present an ASIP synthesis approach from architecture description languages, based on an Intermediate Representation (IR). The IR is the key technology to provide new language-independent high-level optimizations and to realize different hardware description language backends. The feasibility of our approach is proven in a case-study.