Test environment for embedded cores-based system-on-chip (soc): development and methodologies

Authors:
Sunil R. Das;Dhruv Biswas;Emil M. Petriu;Mansour H. Assaf;Mehmet Sahinoglu
Affiliations:
School of Information Technology and Engineering, Faculty of Engineering, University of Ottawa, Ottawa, ON, Canada and Department of Computer and Information Science, Troy University, Montgomery, ...;School of Information Technology and Engineering, Faculty of Engineering, University of Ottawa, Ottawa, ON, Canada;School of Information Technology and Engineering, Faculty of Engineering, University of Ottawa, Ottawa, ON, Canada;School of Information Technology and Engineering, Faculty of Engineering, University of Ottawa, Ottawa, ON, Canada;Department of Computer and Information Science, Troy University, Montgomery, AL
Venue:
MIC'06 Proceedings of the 25th IASTED international conference on Modeling, indentification, and control
Year:
2006

Citing 11
Cited 0

A fast and low cost testing technique for core-based system-on-chip

DAC '98 Proceedings of the 35th annual Design Automation Conference
System-on-a-Chip: Design and Test

System-on-a-Chip: Design and Test
New Techniques for Deterministic Test Pattern Generation

Journal of Electronic Testing: Theory and Applications
Testing Embedded-Core-Based System Chips

Computer
Test Requirements for Embedded Core-Based Systems and IEEE P1500

Proceedings of the IEEE International Test Conference
Compact two-pattern test set generation for combinational and full scan circuits

ITC '98 Proceedings of the 1998 IEEE International Test Conference
A structured test re-use methodology for core-based system chips

ITC '98 Proceedings of the 1998 IEEE International Test Conference
Wrapper Design for Embedded Core Test

ITC '00 Proceedings of the 2000 IEEE International Test Conference
Testing Reusable IP - A Case Study

ITC '99 Proceedings of the 1999 IEEE International Test Conference
Test Access Mechanism Optimization, Test Scheduling, and Tester Data Volume Reduction for System-on-Chip

IEEE Transactions on Computers
Efficient test access mechanism optimization for system-on-chip

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.01

Visualization

Abstract

The evolution of the embedded cores-based design paradigm in recent times has created numerous challenging problems for the test design community. To develop suitable test environment and appropriate test methodologies for digital cores-based system-on-chip (SOC) is a fascinating area of research today. This paper attempts to develop viable solution options to these problems based on cores constructed from ISCAS 85 combinational and ISCAS 89 sequential benchmark circuits. The wrapper that separates the core under test from other cores is assumed to be IEEE P1500-compliant. The cores and test access mechanism (TAM) are described in the paper using Verilog HDL, while TAM is implemented as a plain signal transport medium, being shared by all the cores in the SOC. The fault injection is done by a simulator that also generates the tests for the core. The fault simulation process is carried out after successful compilation of the cores, the individual core selection being done by the program running in the background.