Software Synthesis from Dataflow Graphs
Software Synthesis from Dataflow Graphs
Design of a parameterizable Silicon intellectual property core for QR-based RLS filtering
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
System Design Using Kahn Process Networks: The Compaan/Laura Approach
Proceedings of the conference on Design, automation and test in Europe - Volume 1
Multidimensional DSP Core Synthesis for FPGA
Journal of VLSI Signal Processing Systems
How rapid is rapid prototyping? analysis of ESPADON programme results
EURASIP Journal on Applied Signal Processing
Multidimensional synchronous dataflow
IEEE Transactions on Signal Processing
IEEE Transactions on Signal Processing
Tool Integration and Interoperability Challenges of a System-Level Design Flow: A Case Study
SAMOS '08 Proceedings of the 8th international workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation
Memory-Centric Hardware Synthesis from Dataflow Models
SAMOS '08 Proceedings of the 8th international workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation
Journal of Systems Architecture: the EUROMICRO Journal
Dynamically reconfigurable dataflow architecture for high-performance digital signal processing
Journal of Systems Architecture: the EUROMICRO Journal
Hi-index | 0.00 |
The emergence of programmable logic devices as single-chip heterogeneous processing platforms for digital signal processing applications poses challenges concerning rapid implementation and high level optimisation of algorithms on these platforms. This paper describes Abhainn, a rapid implementation methodology and toolsuite for translating an algorithmic expression of the system to a working solution on FPGA-centric embedded platforms. Two particular focuses for Abhainn are the automated but configurable realisation of inter-processor communication fabrics, and the establishment of novel dedicated hardware component design methodologies allowing algorithm level transformation for system optimisation. This paper outlines the approaches employed in these areas and demonstrates their effectiveness on high end signal processing beamforming applications.