Partitioning-based decoupling capacitor budgeting via sequence of linear programming

Authors:
Jeffrey Fan;Sheldon X. -D. Tan;Yici Cai;Xianlong Hong
Affiliations:
Department of Electrical Engineering, University of California, Riverside, CA 92521, USA;Department of Electrical Engineering, University of California, Riverside, CA 92521, USA;Department of Computer Science and Technology, Tsinghua University, Beijing 100084, China;Department of Computer Science and Technology, Tsinghua University, Beijing 100084, China
Venue:
Integration, the VLSI Journal
Year:
2007

Citing 15
Cited 1

Power supply noise analysis methodology for deep-submicron VLSI chip design

DAC '97 Proceedings of the 34th annual Design Automation Conference
Multilevel hypergraph partitioning: applications in VLSI domain

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Fast power grid simulation

Proceedings of the 37th Annual Design Automation Conference
IC power distribution challenges

Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
Random walks in a supply network

Proceedings of the 40th annual Design Automation Conference
Power grid reduction based on algebraic multigrid principles

Proceedings of the 40th annual Design Automation Conference
A fast decoupling capacitor budgeting algorithm for robust on-chip power delivery

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Fast Decap Allocation Algorithm For Robust On-Chip Power Delivery

ISQED '05 Proceedings of the 6th International Symposium on Quality of Electronic Design
Partitioning-based approach to fast on-chip decap budgeting and minimization

Proceedings of the 42nd annual Design Automation Conference
Fast flip-chip power grid analysis via locality and grid shells

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Localized On-Chip Power Delivery Network Optimization via Sequence of Linear Programming

ISQED '06 Proceedings of the 7th International Symposium on Quality Electronic Design
Decoupling capacitance allocation and its application to power-supply noise-aware floorplanning

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Optimal decoupling capacitor sizing and placement for standard-cell layout designs

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Reliability-constrained area optimization of VLSI power/ground networks via sequence of linear programmings

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
On-chip power-supply network optimization using multigrid-based technique

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Decoupling capacitor planning with analytical delay model on RLC power grid

Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we propose an efficient algorithm to reduce the voltage noises for on-chip power/ground (P/G) networks of VLSI. The new method is based on the sequence of linear programming (SLP) as the optimization engine, and partitioning scheme for dealing with large-sized circuits. We show that by directly optimizing the decoupling capacitor (decap) areas as the objective function and using the time-domain adjoint method, SLP can deliver much better quality in terms of decap budget than existing methods based on the merged time-domain adjoint method. The partitioning strategy further improves the scalability of the proposed algorithm and makes it efficient for larger circuits. The resulting algorithm is general enough for any P/G network. Experimental results demonstrate the advantage of the proposed method over existing state-of-the-art methods in terms of solution quality at a mild computation cost increase.