A fast decoupling capacitor budgeting algorithm for robust on-chip power delivery

Authors:
Jingjing Fu;Zuying Luo;Xianlong Hong;Yici Cai;Sheldon X.-D. Tan;Zhu Pan
Affiliations:
Tsinghua University, Beijing, P. R. China;Tsinghua University, Beijing, P. R. China;Tsinghua University, Beijing, P. R. China;Tsinghua University, Beijing, P. R. China;University of California at Riverside, Riverside CA;Tsinghua University, Beijing, P. R. China
Venue:
Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Year:
2004

Citing 16
Cited 16

Power supply noise analysis methodology for deep-submicron VLSI chip design

DAC '97 Proceedings of the 34th annual Design Automation Conference
Design and analysis of power distribution networks in PowerPC microprocessors

DAC '98 Proceedings of the 35th annual Design Automation Conference
Reliability-constrained area optimization of VLSI power/ground networks via sequence of linear programmings

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Decoupling capacitance allocation for power supply noise suppression

Proceedings of the 2001 international symposium on Physical design
Fast power/ground network optimization based on equivalent circuit modeling

Proceedings of the 38th annual Design Automation Conference
Efficient large-scale power grid analysis based on preconditioned krylov-subspace iterative methods

Proceedings of the 38th annual Design Automation Conference
An algorithm for optimal decoupling capacitor sizing and placement for standard cell layouts

Proceedings of the 2002 international symposium on Physical design
HiPRIME:: hierarchical and passivity reserved interconnect macromodeling engine for RLKC power delivery

Proceedings of the 39th annual Design Automation Conference
Computer-Aided Analysis of Electronic Circuits: Algorithms and Computational Techniques

Computer-Aided Analysis of Electronic Circuits: Algorithms and Computational Techniques
Fast analysis and optimization of power/ground networks

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
Simulation and optimization of the power distribution network in VLSI circuits

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
Power grid transient simulation in linear time based on transmission-line-modeling alternating-direction-implicit method

Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
Area minimization of power distribution network using efficient nonlinear programming techniques

Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
On-chip power supply network optimization using multigrid-based technique

Proceedings of the 40th annual Design Automation Conference
PRIMA: passive reduced-order interconnect macromodeling algorithm

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A multigrid-like technique for power grid analysis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Fast Decap Allocation Algorithm For Robust On-Chip Power Delivery

ISQED '05 Proceedings of the 6th International Symposium on Quality of Electronic Design
Partitioning-based approach to fast on-chip decap budgeting and minimization

Proceedings of the 42nd annual Design Automation Conference
VLSI on-chip power/ground network optimization considering decap leakage currents

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Noise driven in-package decoupling capacitor optimization for power integrity

Proceedings of the 2006 international symposium on Physical design
Localized On-Chip Power Delivery Network Optimization via Sequence of Linear Programming

ISQED '06 Proceedings of the 7th International Symposium on Quality Electronic Design
A fast on-chip decoupling capacitance budgeting algorithm using macromodeling and linear programming

Proceedings of the 43rd annual Design Automation Conference
Fast decap allocation based on algebraic multigrid

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
Partitioning-based decoupling capacitor budgeting via sequence of linear programming

Integration, the VLSI Journal
On-chip decoupling capacitance and P/G wire co-optimization for dynamic noise

Proceedings of the 44th annual Design Automation Conference
Efficient decoupling capacitance budgeting considering operation and process variations

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Vertical via design techniques for multi-layered P/G networks

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Minimum decoupling capacitor insertion in VLSI power/ground supply networks by semidefinite and linear programs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Decoupling capacitance efficient placement for reducing transient power supply noise

Proceedings of the 2009 International Conference on Computer-Aided Design
Optimization of via distribution and stacked via in multi-layered P/G networks

Integration, the VLSI Journal
On-chip power network optimization with decoupling capacitors and controlled-ESRs

Proceedings of the 2010 Asia and South Pacific Design Automation Conference
More realistic power grid verification based on hierarchical current and power constraints

Proceedings of the 2011 international symposium on Physical design

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we present an efficient method to budget on-chip decoupling capacitors (decaps) to optimize power delivery networks in an area efficient way. Our algorithm is based on an efficient gradient-based non-linear programming method for searching the solution. Our contributions are an efficient gradient computation method (time-domain merged adjoint network) and a novel equivalent circuit modeling technique to speed up the optimization process. Experimental results demonstrate that the algorithm is capable of efficiently optimizing very large scale P/G networks.