NoC design flow for TDMA and QoS management in a GALS context

  • Authors:
  • Samuel Evain;Jean-Philippe Diguet;Dominique Houzet

  • Affiliations:
  • LESTER, UBS/CNRS, Centre de recherché, Lorient Cedex, France;LESTER, UBS/CNRS, Centre de recherché, Lorient Cedex, France;IETR, INSA/CNRS, Rennes Cedex, France

  • Venue:
  • EURASIP Journal on Embedded Systems
  • Year:
  • 2006

Quantified Score

Hi-index 0.00

Visualization

Abstract

This paper proposes a new approach dealing with the tedious problem of NoC guaranteed traffics according to GALS constraints impelled by the upcoming large System-on-Chips with multiclock domains. Our solution has been designed to adjust a trade-off between synchronous and clockless asynchronous techniques. By means of smart interfaces between synchronous sub-NoCs, Quality-of-Service (QoS) for guaranteed traffic is assured over the entire chip despite clock heterogeneity. This methodology can be easily integrated in the usual NoC design flow as an extension to traditional NoC synchronous design flows. We present real implementation obtained with our tool for a 4G telecom scheme.