Integrated floorplanning, module-selection, and architecture generation for reconfigurable devices

Authors:
Alastair M. Smith;George A. Constantinides;Peter Y. K. Cheung
Affiliations:
Department of Electrical and Electronic Engineering, Imperial College London, London, U.K.;Department of Electrical and Electronic Engineering, Imperial College London, London, U.K.;Department of Electrical and Electronic Engineering, Imperial College London, London, U.K.
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2008

Citing 16
Cited 1

VLSI cell placement techniques

ACM Computing Surveys (CSUR)
A simultaneous technology mapping, placement, and global routing algorithm for field-programmable gate arrays

ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
ILP-based cost-optimal DSP synthesis with module selection and data format conversion

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
The effect of LUT and cluster size on deep-submicron FPGA performance and density

FPGA '00 Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays
On the sensitivity of FPGA architectural conclusions to experimental assumptions, tools, and techniques

FPGA '02 Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays
Synthesis and Optimization of Digital Circuits

Synthesis and Optimization of Digital Circuits
Computers and Intractability: A Guide to the Theory of NP-Completeness

Computers and Intractability: A Guide to the Theory of NP-Completeness
The stratixπ routing and logic architecture

FPGA '03 Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays
Minimizing FPGA Interconnect Delays

IEEE Design & Test
VPR: A new packing, placement and routing tool for FPGA research

FPL '97 Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications
Issues and Approaches to Coarse-Grain Reconfigurable Architecture Development

FCCM '03 Proceedings of the 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Perturbation Analysis for Word-length Optimization

FCCM '03 Proceedings of the 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Totem: Custom Reconfigurable Array Generation

FCCM '01 Proceedings of the the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Storage assignment during high-level synthesis for configurable architectures

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Automatic Design of Area-Efficient Configurable ASIC Cores

IEEE Transactions on Computers
Measuring the Gap Between FPGAs and ASICs

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Efficient Heterogeneous Architecture Floorplan Optimization using Analytical Methods

ACM Transactions on Reconfigurable Technology and Systems (TRETS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper is concerned with the application of formal optimization methods to the design of mixed-granularity field-programmable gate arrays (FPGAs). In particular, we investigate the appropriate mix and floorplan of heterogeneous elements: multipliers, RAMs, and lookup table (LUT)-based logic, in order to maximize the performance of a set of digital signal processing (DSP) benchmark applications, given a fixed silicon budget. A mathematical programming framework is introduced, along with a set of heuristics, capable of providing upper-bounds on the achievable reconfigurable-to-fixed-logic performance ratio. Moreover, we use linear-programming bounding procedures from the operations research community to provide lower-bounds on the same quantity. Our results provide, for the first time, quantifications of the optimal performance/area-enhancing capability of multipliers and RAM blocks within a system context. The approach detailed provides a formal mechanism to explore future technology nodes.