Test time minimization for hybrid BIST of core-based systems

Authors:
Gert Jervan;Petru Eles;Zebo Peng;Raimund Ubar;Maksim Jenihhin
Affiliations:
Embedded Systems Laboratory, Linkölping University, Sweden and Department of Computer Engineering, Tallinn University of Technology, Estonia;Embedded Systems Laboratory, Linköping University, Sweden;Embedded Systems Laboratory, Linköping University, Sweden;Department of Computer Engineering, Tallinn University of Technology, Estonia;Department of Computer Engineering, Tallinn University of Technology, Estonia
Venue:
Journal of Computer Science and Technology
Year:
2006

Citing 12
Cited 1

Scheduling tests for VLSI systems under power constraints

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Test scheduling for core-based systems

ICCAD '99 Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design
Analysis and minimization of test time in a combined BIST and external test approach

DATE '00 Proceedings of the conference on Design, automation and test in Europe
An Integrated Framework for the Design and Optimization of SOC Test Solutions

Journal of Electronic Testing: Theory and Applications
Testing ICs: Getting to the Core of the Problem

Computer
AMBA: Enabling Reusable On-Chip Designs

IEEE Micro
Test Cost Minimization for Hybrid Bist

DFT '00 Proceedings of the 15th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems
Testing embedded-core based system chips

ITC '98 Proceedings of the 1998 IEEE International Test Conference
A Comparison of Classical Scheduling Approaches in Power-Constrained Block-Test Scheduling

ITC '00 Proceedings of the 2000 IEEE International Test Conference
A Hybrid BIST Architecture and its Optimization for SoC Testing

ISQED '02 Proceedings of the 3rd International Symposium on Quality Electronic Design
Fast Test Cost Calculation for Hybrid BIST in Digital Systems

DSD '01 Proceedings of the Euromicro Symposium on Digital Systems Design
Test scheduling for core-based systems using mixed-integer linear programming

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Hybrid BIST optimization using reseeding and test set compaction

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a solution to the test time minimization problem for core-based systems. We assume a hybrid BIST approach, where a test set is assembled, for each core, from pseudorandom test patterns that are generated online, and deterministic test patterns that are generated off-line and stored in the system. In this paper we propose an iterative algorithm to find the optimal combination of pseudorandom and deterministic test sets of the whole system, consisting of multiple cores, under given memory constraints, so that the total test time is minimized. Our approach employs a fast estimation methodology in order to avoid exhaustive search and to speed-up the calculation process. Experimental results have shown the efficiency of the algorithm to find near optimal solutions.