Analysis and optimization of NBTI induced clock skew in gated clock trees

Authors:
Ashutosh Chakraborty;Gokul Ganesan;Anand Rajaram;David Z. Pan
Affiliations:
University of Texas at Austin, TX;University of Texas at Austin, TX;University of Texas at Austin, TX;University of Texas at Austin, TX
Venue:
Proceedings of the Conference on Design, Automation and Test in Europe
Year:
2009

Citing 7
Cited 6

Compact thermal modeling for temperature-aware design

Proceedings of the 41st annual Design Automation Conference
Modeling and minimization of PMOS NBTI effect for robust nanometer design

Proceedings of the 43rd annual Design Automation Conference
Reliability modeling and management in dynamic microprocessor-based systems

Proceedings of the 43rd annual Design Automation Conference
An analytical model for negative bias temperature instability

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
A New Simulation Method for NBTI Analysis in SPICE Environment

ISQED '07 Proceedings of the 8th International Symposium on Quality Electronic Design
The impact of NBTI on the performance of combinational and sequential circuits

Proceedings of the 44th annual Design Automation Conference
A scalable algorithm for RTL insertion of gated clocks based on ODCs computation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Skew management of NBTI impacted gated clock trees

Proceedings of the 19th international symposium on Physical design
Controlling NBTI degradation during static burn-in testing

Proceedings of the 16th Asia and South Pacific Design Automation Conference
NBTI effects on tree-like clock distribution networks

Proceedings of the great lakes symposium on VLSI
Low-power anti-aging zero skew clock gating

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Revisiting automated physical synthesis of high-performance clock networks

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Reliability improvement of logic and clock paths in power-efficient designs

ACM Journal on Emerging Technologies in Computing Systems (JETC) - Special Issue on Reliability and Device Degradation in Emerging Technologies and Special Issue on WoSAR 2011

Quantified Score

Hi-index	0.00

Visualization

Abstract

NBTI (Negative Bias Temperature Instability) has emerged as the dominant PMOS device failure mechanism for sub-100nm VLSI designs. There is little research to quantify its impact on skew of clock trees. This paper demonstrates a mathematical framework to compute the impact of NBTI on gating-enabled clock tree considering their workload dependent temperature variation. Circuit design techniques are proposed to deal with NBTI induced clock skew by achieving balance in NBTI degradation of clock devices. Our technique achieves up-to 70% reduction in clock skew degradation with miniscule (