SAT-based capture-power reduction for at-speed broadcast-scan-based test compression architectures

Authors:
Michael A. Kochte;Kohei Miyase;Xiaoqing Wen;Seiji Kajihara;Yuta Yamato;Kazunari Enokimoto;Hans-Joachim Wunderlich
Affiliations:
University of Stuttgart, Stuttgart, Germany;Kyushu Institute of Technology, Iizuka, Japan;Kyushu Institute of Technology, Iizuka, Japan;Kyushu Institute of Technology, Iizuka, Japan;Fukuoka Industry, Science and Technology Foundation, Fukuoka, Japan;Kyushu Institute of Technology, Iizuka, Japan;University of Stuttgart, Stuttgart, Germany
Venue:
Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design
Year:
2011

Citing 14
Cited 0

Survey of Low-Power Testing of VLSI Circuits

IEEE Design & Test
Reducing Test Application Time for Full Scan Embedded Cores

FTCS '99 Proceedings of the Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing
Adapting Scan Architectures for Low Power Operation

ITC '00 Proceedings of the 2000 IEEE International Test Conference
Reducing Power Dissipation during Test Using Scan Chain Disable

VTS '01 Proceedings of the 19th IEEE VLSI Test Symposium
Controlling Peak Power During Scan Testing

VTS '02 Proceedings of the 20th IEEE VLSI Test Symposium
On Low-Capture-Power Test Generation for Scan Testing

VTS '05 Proceedings of the 23rd IEEE Symposium on VLSI Test
Survey of Test Vector Compression Techniques

IEEE Design & Test
Power Analysis and Reduction Techniques for Transition Fault Testing

ATS '08 Proceedings of the 2008 17th Asian Test Symposium
Low Power Design Essentials

Low Power Design Essentials
A novel post-ATPG IR-drop reduction scheme for at-speed scan testing in broadcast-scan-based test compression environment

Proceedings of the 2009 International Conference on Computer-Aided Design
Power supply noise reduction for at-speed scan testing in linear-decompression environment

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Power Supply Noise Reduction in Broadcast-Based Compression Environment for At-speed Scan Testing

ATS '10 Proceedings of the 2010 19th IEEE Asian Test Symposium
XID: Don't care identification of test patterns for combinational circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Embedded deterministic test

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Excessive power dissipation during VLSI testing results in over-testing, yield loss and heat damage of the device. For low power devices with advanced power management features and more stringent power budgets, power-aware testing is even more mandatory. Effective and efficient test set post-processing techniques based on X-identification and power-aware X-filling have been proposed for external and embedded deterministic test. This work proposes a novel X-filling algorithm for combinational and broadcast-scan-based test compression schemes which have great practical significance. The algorithm ensures compressibility of test cubes using a SAT-based check. Compared to methods based on opological justification, the solution space of the compressed test vector is not pruned early during the search. Thus, this method allows much more precise low-power X-filling of test vectors. Experiments on benchmark and industrial circuits show the applicability to capture-power reduction during scan testing.