Reducing Test Application Time for Full Scan Embedded Cores

Authors:
Ilker Hamzaoglu;Janak H. Patel
Affiliations:
-;-
Venue:
FTCS '99 Proceedings of the Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing
Year:
1999

Citing 0
Cited 60

Reduction of SOC test data volume, scan power and testing time using alternating run-length codes

Proceedings of the 39th annual Design Automation Conference
Dynamic Scan: Driving Down the Cost of Test

Computer
Extending OPMISR beyond 10x Scan Test Efficiency

IEEE Design & Test
A novel scan architecture for power-efficient, rapid test

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Test application time and volume compression through seed overlapping

Proceedings of the 40th annual Design Automation Conference
A cost-effective scan architecture for scan testing with non-scan test power and test application cost

Proceedings of the 40th annual Design Automation Conference
A Case Study on t e Implementation of t e Illinois Scan Architecture

ITC '01 Proceedings of the 2001 IEEE International Test Conference
Test Data Compression and Test Resource Partitioning for System-on-a-Chip Using Frequency-Directed Run-Length (FDR) Codes

IEEE Transactions on Computers
On test data volume reduction for multiple scan chain designs

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Concurrent Application of Compaction and Compression for Test Time and Data Volume Reduction in Scan Designs

IEEE Transactions on Computers
CircularScan: A Scan Architecture for Test Cost Reduction

Proceedings of the conference on Design, automation and test in Europe - Volume 2
Changing the Scan Enable during Shift

VTS '04 Proceedings of the 22nd IEEE VLSI Test Symposium
3-Stage Variable Length Continuous-Flow Scan Vector Decompression Scheme

VTS '04 Proceedings of the 22nd IEEE VLSI Test Symposium
On Compacting Test Response Data Containing Unknown Values

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Adjustable Width Linear Combinational Scan Vector Decompression

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Test data compression technique using selective don't-care identification

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Virtual Compression through Test Vector Stitching for Scan Based Designs

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Test Pattern Compression Using Prelude Vectors in Fan-Out Scan Chain with Feedback Architecture

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Test data compression technique for embedded cores using virtual scan chains

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Reconfigurable Linear Decompressors Using Symbolic Gaussian Elimination

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Using MUXs Network to Hide Bunches of Scan Chains

ISQED '05 Proceedings of the 6th International Symposium on Quality of Electronic Design
Efficient techniques for transition testing

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Two efficient methods to reduce power and testing time

ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
XPAND: An Efficient Test Stimulus Compression Technique

IEEE Transactions on Computers
Frugal linear network-based test decompression for drastic test cost reductions

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Design space exploration for aggressive test cost reduction in CircularScan architectures

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Reducing scan shifts using configurations of compatible and folding scan trees

Journal of Electronic Testing: Theory and Applications
On test data compression using selective don't-care identification

Journal of Computer Science and Technology
Survey of Test Vector Compression Techniques

IEEE Design & Test
Reconfigured Scan Forest for Test Application Cost, Test Data Volume, and Test Power Reduction

IEEE Transactions on Computers
Test cost reduction for SoC using a combined approach to test data compression and test scheduling

Proceedings of the conference on Design, automation and test in Europe
Test data compression scheme based on variable-to-fixed-plus-variable-length coding

Journal of Systems Architecture: the EUROMICRO Journal
An overlapping scan architecture for reducing both test time and test power by pipelining fault detection

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Embedded test decompressor to reduce the required channels and vector memory of tester for complex processor circuit

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Low cost scan test by test correlation utilization

Journal of Computer Science and Technology
A Selective Scan Slice Encoding Technique for Test Data Volume and Test Power Reduction

Journal of Electronic Testing: Theory and Applications
A New Scan Architecture for Both Low Power Testing and Test Volume Compression Under SOC Test Environment

Journal of Electronic Testing: Theory and Applications
Improving the Effectiveness of Combinational Decompressors Through Judicious Partitioning of Scan Cells

Journal of Electronic Testing: Theory and Applications
Test Compression for IP Core Testing with Reconfigurable Network and Fixing-Flipping Coding

Journal of Electronic Testing: Theory and Applications
A Multi-Code Compression Scheme for Test Time Reduction of System-on-Chip Designs

IEICE - Transactions on Information and Systems
Reducing test application time, test data volume and test power through Virtual Chain Partition

Integration, the VLSI Journal
Improving linear test data compression

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
System-on-Chip Test Architectures: Nanometer Design for Testability

System-on-Chip Test Architectures: Nanometer Design for Testability
Scan-chain partition for high test-data compressibility and low shift power under routing constraint

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Compacting test vector sets via strategic use of implications

Proceedings of the 2009 International Conference on Computer-Aided Design
Scan cell positioning for boosting the compression of fan-out networks

Journal of Computer Science and Technology - Special section on trust and reputation management in future computing systmes and applications
Multiple scan trees synthesis for test time/data and routing length reduction under output constraint

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Post-silicon validation opportunities, challenges and recent advances

Proceedings of the 47th Design Automation Conference
Reducing the storage requirements of a test sequence by using a background vector

Proceedings of the Conference on Design, Automation and Test in Europe
A diagnosis algorithm for extreme space compaction

Proceedings of the Conference on Design, Automation and Test in Europe
Time-multiplexed compressed test of SOC designs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Correlation-based rectangular encoding

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A low overhead high test compression technique using pattern clustering with n-detection test support

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Capture-power-aware test data compression using selective encoding

Integration, the VLSI Journal
SAT-based capture-power reduction for at-speed broadcast-scan-based test compression architectures

Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design
Test data compression using interval broadcast scan for embedded cores

Microelectronics Journal
A modified scheme for simultaneous reduction of test data volume and testing power

VDAT'12 Proceedings of the 16th international conference on Progress in VLSI Design and Test
Techniques for SAT-based constrained test pattern generation

Microprocessors & Microsystems
Overcoming post-silicon validation challenges through quick error detection (QED)

Proceedings of the Conference on Design, Automation and Test in Europe
Efficient Test Compression Technique for SoC Based on Block Merging and Eight Coding

Journal of Electronic Testing: Theory and Applications

Quantified Score

Hi-index	0.01

Visualization

Abstract

We propose a new design for testability technique, Parallel Serial Full Scan (PSFS), for reducing the test application time for full scan embedded cores. Test application time reduction is achieved by dividing the scan chain into multiple partitions and shifting in the same vector to each scan chain through a single scan in input. The experimental results for the ISCAS89 circuits showed that PSFS technique significantly reduces both the test application time and the amount of test data for full scan embedded cores.