In-system and on-the-fly clock tuning mechanism to combat lifetime performance degradation

Authors:
Zahra Lak;Nicola Nicolici
Affiliations:
McMaster University, Hamilton, ON, Canada;McMaster University, Hamilton, ON, Canada
Venue:
Proceedings of the International Conference on Computer-Aided Design
Year:
2011

Citing 15
Cited 0

Debug methodology for the McKinley processor

Proceedings of the IEEE International Test Conference 2001
Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation

Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture
A clock-tuning circuit for system-on-chip

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A yield improvement methodology using pre- and post-silicon statistical clock scheduling

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Statistical timing analysis driven post-silicon-tunable clock-tree synthesis

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Temporal performance degradation under NBTI: estimation and design for improved reliability of nanoscale circuits

Proceedings of the conference on Design, automation and test in Europe: Proceedings
An efficent clustering algorithm for low power clock tree synthesis

Proceedings of the 2007 international symposium on Physical design
A Simple Flip-Flop Circuit for Typical-Case Designs for DFM

ISQED '07 Proceedings of the 8th International Symposium on Quality Electronic Design
Circuit Failure Prediction and Its Application to Transistor Aging

VTS '07 Proceedings of the 25th IEEE VLSI Test Symmposium
The impact of NBTI on the performance of combinational and sequential circuits

Proceedings of the 44th annual Design Automation Conference
Silicon speedpath measurement and feedback into EDA flows

Proceedings of the 44th annual Design Automation Conference
An efficient method to identify critical gates under circuit aging

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
NBTI Degradation: A Problem or a Scare?

VLSID '08 Proceedings of the 21st International Conference on VLSI Design
TIMBER: time borrowing and error relaying for online timing error resilience

Proceedings of the Conference on Design, Automation and Test in Europe
A study on placement of post silicon clock tuning buffers for mitigating impact of process variation

Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

Addressing lifetime performance degradation caused by circuit ageing has been a topic of active research for the past few years. In this paper we present a different perspective to this problem, by leveraging the presence of clock tuning elements that are commonly available in high-performance designs. By combining clock tuning elements with on-chip sensors for predicting setup/hold-time violations, we introduce a new clock tuning mechanism that operates on-the-fly and it maintains the maximum achievable performance in-system for each circuit sample affected by ageing.