Fast analog layout prototyping for nanometer design migration

Authors:
Yi-Peng Weng;Hung-Ming Chen;Tung-Chieh Chen;Po-Cheng Pan;Chien-Hung Chen;Wei-Zen Chen
Affiliations:
National Chiao Tung University, Hsinchu, Taiwan;National Chiao Tung University, Hsinchu, Taiwan;Physical Design Group, Springsoft, Inc., Hsinchu, Taiwan;National Chiao Tung University, Hsinchu, Taiwan;National Chiao Tung University, Hsinchu, Taiwan;National Chiao Tung University, Hsinchu, Taiwan
Venue:
Proceedings of the International Conference on Computer-Aided Design
Year:
2011

Citing 10
Cited 4

Correct-by-construction layout-centric retargeting of large analog designs

Proceedings of the 41st annual Design Automation Conference
Multiple specifications radio-frequency integrated circuit design with automatic template-driven layout retargeting

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Optimal redistribution of white space for wire length minimization

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Chameleon ART: a non-optimization based analog design migration framework

Proceedings of the 43rd annual Design Automation Conference
Analog placement based on novel symmetry-island formulation

Proceedings of the 44th annual Design Automation Conference
Cell Swapping Based Migration Methodology for Analog and Custom Layouts

ISQED '08 Proceedings of the 9th international symposium on Quality Electronic Design
DeFer: deferred decision making enabled fixed-outline floorplanning algorithm

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Multilevel symmetry-constraint generation for retargeting large analog layouts

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Parasitic-Aware Optimization and Retargeting of Analog Layouts: A Symbolic-Template Approach

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
The Sizing Rules Method for CMOS and Bipolar Analog Integrated Circuit Synthesis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Performance-driven analog placement considering monotonic current paths

Proceedings of the International Conference on Computer-Aided Design
Configurable analog routing methodology via technology and design constraint unification

Proceedings of the International Conference on Computer-Aided Design
LASER: layout-aware analog synthesis environment on laker

Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI
Efficient analog layout prototyping by layout reuse with routing preservation

Proceedings of the International Conference on Computer-Aided Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents an analog layout migration methodology to quickly provide multiple layouts while keeping similar or better circuit performance. Unlike previous works that often generate a single layout that has exactly the same topology with the original layout, this new migration algorithm is able to provide results with different aspect ratios. First, various placement constraints, including topology, matching, and symmetry, are extracted from the original layout. The extracted constraints are hierarchically stored into a topology slicing tree. Placement is performed from the bottom tree nodes to the root tree node. In each tree node, multiple placements for the subtree are recorded. All possible placements under the constraints are recorded in the root node. This algorithm has been successfully applied to a variable gain amplifier and a folded cascode operational amplifier migrating from UMC 90nm to UMC 65nm. The experimental results validate that our approach can provide reasonable layouts, even a better result almost in no time.