A subjective review of compaction (tutorial session)
DAC '85 Proceedings of the 22nd ACM/IEEE Design Automation Conference
A Fast and Accurate Method of Redesigning Analog Subcircuits for Technology Scaling
Analog Integrated Circuits and Signal Processing - Analog circuit techniques and related topics
The sizing rules method for analog integrated circuit design
Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
SLIM-the translation of symbolic layouts into mask data
DAC '80 Proceedings of the 17th Design Automation Conference
Correct-by-construction layout-centric retargeting of large analog designs
Proceedings of the 41st annual Design Automation Conference
OPERA: optimization with ellipsoidal uncertainty for robust analog IC design
Proceedings of the 42nd annual Design Automation Conference
Calligrapher: a new layout-migration engine for hard intellectual property libraries
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A technology-agnostic simulation environment (TASE) for iterative custom ic design across processes
ICCD'09 Proceedings of the 2009 IEEE international conference on Computer design
Integration, the VLSI Journal
Fast analog layout prototyping for nanometer design migration
Proceedings of the International Conference on Computer-Aided Design
Operating-point driven formulation for analog computer-aided design
Analog Integrated Circuits and Signal Processing
Efficient analog layout prototyping by layout reuse with routing preservation
Proceedings of the International Conference on Computer-Aided Design
Hi-index | 0.00 |
Presented in this paper is a tool that automatically migrates analog designs from one process to another while keeping circuit and layout topologies. A netlist migration engine recalculates the new device dimensions in the target technology followed by a layout migration engine that compacts the design according to the new process design rules. The overall framework preserves design intelligence embedded in the original IP such as symmetry, hierarchy, placement and routing. The circuit migration engine, being very fast, can retarget large analog blocks in only a few minutes while giving same or better performance of the original design. The migration of 3 different circuits is presented to validate the overall methodology. These circuits have been fabricated and measured.