FastRoute: an efficient and high-quality global router

  • Authors:
  • Min Pan;Yue Xu;Yanheng Zhang;Chris Chu

  • Affiliations:
  • Synopsys Inc., Mountain View, CA;Department of Electrical and Computer Engineering, Iowa State University, Ames, IA;Cadence Design Systems Inc., San Jose, CA;Department of Electrical and Computer Engineering, Iowa State University, Ames, IA

  • Venue:
  • VLSI Design
  • Year:
  • 2012

Quantified Score

Hi-index 0.00

Visualization

Abstract

Modern large-scale circuit designs have created great demand for fast and high-quality global routing algorithms to resolve the routing congestion at the global level. Rip-up and reroute scheme has been employed by the majority of academic and industrial global routers today, which iteratively resolve the congestion by recreating the routing path based on current congestion. This method is proved to be the most practical routing framework. However, the traditional iterative maze routing technique converges very slowly and easily gets stuck at local optimal solutions. In this work, we propose a very efficient and high-quality global router--FastRoute. FastRoute integrates several novel techniques: fast congestion-driven via-aware Steiner tree construction, 3- bend routing, virtual capacity adjustment, multisource multi-sink maze routing, and spiral layer assignment. These techniques not only address the routing congestion measured at the edges of global routing grids but also minimize the total wirelength and via usage, which is critical for subsequent detailed routing, yield, and manufacturability. Experimental results show that FastRoute is highly effective and efficient to solve ISPD07 and ISPD08 global routing benchmark suites. The results outperform recently published academic global routers in both routability and runtime. In particular, for ISPD07 and ISPD08 global routing benchmarks, FastRoute generates 12 congestion-free solutions out of 16 benchmarks with a speed significantly faster than other routers.