HYPER-LP: a system for power minimization using architectural transformations
ICCAD '92 Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design
Power minimization in IC design: principles and applications
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Safe BDD minimization using don't cares
DAC '97 Proceedings of the 34th annual Design Automation Conference
High-level power modeling, estimation, and optimization
DAC '97 Proceedings of the 34th annual Design Automation Conference
Fast exact minimization of BDDs
DAC '98 Proceedings of the 35th annual Design Automation Conference
Exact Minimization of Binary Decision Diagrams Using Implicit Techniques
IEEE Transactions on Computers
Glitch power minimization by gate freezing
DATE '99 Proceedings of the conference on Design, automation and test in Europe
Low power optimization technique for BDD mapped circuits
Proceedings of the 2001 Asia and South Pacific Design Automation Conference
Integration, the VLSI Journal
A novel synthesis approach for active leakage power reduction using dynamic supply gating
Proceedings of the 42nd annual Design Automation Conference
Low power synthesis of dynamic logic circuits using fine-grained clock gating
Proceedings of the conference on Design, automation and test in Europe: Proceedings
A new paradigm for low-power, variation-tolerant circuit synthesis using critical path isolation
Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
Low-overhead circuit synthesis for temperature adaptation using dynamic voltage scheduling
Proceedings of the conference on Design, automation and test in Europe
Low-Power and testable circuit synthesis using Shannon decomposition
ACM Transactions on Design Automation of Electronic Systems (TODAES)
FSM Encoding for BDD Representations
International Journal of Applied Mathematics and Computer Science
On decomposing Boolean functions via extended cofactoring
Proceedings of the Conference on Design, Automation and Test in Europe
An approximation algorithm for cofactoring-based synthesis
Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI
Synthesis of P-circuits for logic restructuring
Integration, the VLSI Journal
Hi-index | 0.00 |