VAWOM: temperature and process variation aware wearout management in 3D multicore architecture

Authors:
Hossein Tajik;Houman Homayoun;Nikil Dutt
Affiliations:
University of California Irvine;George Mason University;University of California Irvine
Venue:
Proceedings of the 50th Annual Design Automation Conference
Year:
2013

Citing 25
Cited 0

A Fault-Tolerant and Deadlock-Free Routing Protocol in 2D Meshes Based on Odd-Even Turn Model

IEEE Transactions on Computers
The Impact of Technology Scaling on Lifetime Reliability

DSN '04 Proceedings of the 2004 International Conference on Dependable Systems and Networks
Exploiting Structural Duplication for Lifetime Reliability Enhancement

Proceedings of the 32nd annual international symposium on Computer Architecture
Modeling and minimization of PMOS NBTI effect for robust nanometer design

Proceedings of the 43rd annual Design Automation Conference
NBTI-aware synthesis of digital circuits

Proceedings of the 44th annual Design Automation Conference
Penelope: The NBTI-Aware Processor

Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture
A Proactive Wearout Recovery Approach for Exploiting Microarchitectural Redundancy to Extend Cache SRAM Lifetime

ISCA '08 Proceedings of the 35th Annual International Symposium on Computer Architecture
Thermal Management for 3D Processors via Task Scheduling

ICPP '08 Proceedings of the 2008 37th International Conference on Parallel Processing
Scheduled voltage scaling for increasing lifetime in the presence of NBTI

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
Facelift: Hiding and slowing down aging in multicores

Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture
NBTI tolerant microarchitecture design in the presence of process variation

Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture
NBTI aware workload balancing in multi-core systems

ISQED '09 Proceedings of the 2009 10th International Symposium on Quality of Electronic Design
Variation-tolerant non-uniform 3D cache management in die stacked multicore processor

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
A multi-level approach to reduce the impact of NBTI on processor functional units

Proceedings of the 20th symposium on Great lakes symposium on VLSI
The impact of NBTI effect on combinational circuit: modeling, simulation, and analysis

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
NBTI modeling in the framework of temperature variation

Proceedings of the Conference on Design, Automation and Test in Europe
Investigating the impact of NBTI on different power saving cache strategies

Proceedings of the Conference on Design, Automation and Test in Europe
Dynamic thermal management in 3D multicore architectures

Proceedings of the Conference on Design, Automation and Test in Europe
Combating Aging with the Colt Duty Cycle Equalizer

MICRO '43 Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture
Scalable, accurate multicore simulation in the 1000-core era

ISPASS '11 Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software
Design, CAD and technology challenges for future processors: 3D perspectives

Proceedings of the 48th Design Automation Conference
Characterizing the lifetime reliability of manycore processors with core-level redundancy

Proceedings of the International Conference on Computer-Aided Design
Dynamically heterogeneous cores through 3D resource pooling

HPCA '12 Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture
Three-Dimensional Chip-Multiprocessor Run-Time Thermal Management

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Three dimensional (3D) integration attempts to address challenges and limitations of new technologies such as interconnect delay and power consumption. However, high power density and increased temperature in 3D architectures accelerate wearout failure mechanisms such as Negative Bias Temperature Instability (NBTI). In this paper we present VAWOM (Variation Aware WearOut Management), an approach that reduces the NBTI effect by exploiting temperature and process variation in 3D architectures. We demonstrate the efficacy of VAWOM on a two-layer 3D architecture with 4x4 cores on the first layer and 4x4 last level caches on the second layer, and show that VAWOM reduces NBTI induced threshold voltage degradation by 30% with only a small degradation in performance.