Microprocessor logic design: the flowchart method
Microprocessor logic design: the flowchart method
Architectural partitioning for system level design
DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
High-level synthesis: introduction to chip and system design
High-level synthesis: introduction to chip and system design
An efficient algorithm for Microword length minimization
DAC '92 Proceedings of the 29th ACM/IEEE Design Automation Conference
SYNTEST: an environment for system-level design for test
EURO-DAC '92 Proceedings of the conference on European design automation
Computer organization & design: the hardware/software interface
Computer organization & design: the hardware/software interface
Register assignment through resource classification for ASIP microcode generation
ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
A new synthesis for the MIMOLA software system
DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference
DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference
Microprogrammable Computer Architectures
Microprogrammable Computer Architectures
Introduction to VLSI Systems
Microassembly and area reduction techniques for PLA microcode
MICRO 17 Proceedings of the 17th annual workshop on Microprogramming
A retargetable compiler for a high-level microprogramming language
MICRO 17 Proceedings of the 17th annual workshop on Microprogramming
Optimization of micro-controllers by partitioning
EURO-DAC '91 Proceedings of the conference on European design automation
Synthesis of reusable DSP cores based on multiple behaviors
Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
EDTC '96 Proceedings of the 1996 European conference on Design and Test
Microcode Compression Using Structured-Constrained Clustering
International Journal of Parallel Programming
| Hi-index | 0.00 |
Abstract: Because of programmability of Application Specific Programmable Processors (ASPPs), microcode-based control is effectively used to drive ASPP datapaths for different applications. In ASPPs, each application needs a separate microprogram resulting in large microcode memory. This paper proposes a distributed microcode memory model in which only distinct microcodes are stored in each separate memory module to save memory area. A hierarchical clustering approach is also proposed for the design of this distributed microcode memory. Experimental results indicate this approach is especially well suited for ASPP microcode memory design because of the existence of repetitive microcodes across multiple behaviors.