Power management in high-level synthesis

Authors:
Ganesh Lakshminarayana;Anand Raghunathan;Niraj K. Jha;Sujit Dey
Affiliations:
Computers and Communications Research Labs, Princeton, NJ;Computers and Communications Research Labs, Princeton, NJ;Princeton Univ., Princeton, NJ;Univ. of California at San Diego, San Diego
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
1999

Citing 0
Cited 10

Efficient error detection, localization, and correction for FPGA-based debugging

Proceedings of the 37th Annual Design Automation Conference
Synthesis-for-testability of controller-datapath pairs that use gated clocks

Proceedings of the 37th Annual Design Automation Conference
Scan latch partitioning into multiple scan chains for power minimization in full scan sequential circuits

DATE '00 Proceedings of the conference on Design, automation and test in Europe
Test Generation and Testability Alternatives Exploration of Critical Algorithms for Embedded Applications

IEEE Transactions on Computers - Special issue on fault-tolerant embedded systems
Power Conscious Test Synthesis and Scheduling for BIST RTL Data Paths

ITC '00 Proceedings of the 2000 IEEE International Test Conference
TACKLING TEST TRADE-OFFS FOR BIST RTL DATA PATHS: BIST AREA OVERHEAD, TEST APPLICATION TIME AND POWER DISSIPATION

ITC '01 Proceedings of the 2001 IEEE International Test Conference
Power-Conscious Test Synthesis and Scheduling

IEEE Design & Test
Testability Trade-Offs for BIST Data Paths

Journal of Electronic Testing: Theory and Applications
A look-ahead synthesis technique with backtracking for switching activity reduction in low power high-level synthesis

Microelectronics Journal
Clustering scheduling for hardware tasks in reconfigurable computing systems

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we present a power-management methodology targeted toward high-level synthesis of data-dominated behavioral descriptions. It is founded on the observation that variable assignment can significantly affect power-management opportunities in the synthesized architecture, i.e., variable assignment determines whether or not spurious operations get executed by functional units in the architecture. We introduce perfectly power managed architectures, whose functional units do not execute any spurious operations. We present a variable assignment technique which, when used in high-level synthesis, produces architectures which are perfectly power-managed. Unlike many previously proposed power-management techniques, our method does not add latches or any other circuitry in front of functional units or registers and is, therefore, free of the attendant performance penalty. Experimental results indicate savings of up to 52.5% (average 23.0%) in power consumption over already power-optimized architectures. The area overheads due to our technique are also low and averaged 2.5% for our examples.