High-level synthesis: introduction to chip and system design
High-level synthesis: introduction to chip and system design
Functional verification of large ASICs
DAC '98 Proceedings of the 35th annual Design Automation Conference
Prototyping the M68060 for Concurrent Verification
IEEE Design & Test
Introducing Core-Based System Design
IEEE Design & Test
IEEE Design & Test
The Third Millennium's Test Dilemma
IEEE Design & Test
Garp: a MIPS processor with a reconfigurable coprocessor
FCCM '97 Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines
CODES '00 Proceedings of the eighth international workshop on Hardware/software codesign
Extended design reuse trade-offs in hardware-software architecture mapping
CODES '00 Proceedings of the eighth international workshop on Hardware/software codesign
Fast cache and bus power estimation for parameterized system-on-a-chip design
DATE '00 Proceedings of the conference on Design, automation and test in Europe
Flexible hardware acceleration for multimedia oriented microprocessors
Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture
Parameterised system design based on genetic algorithms
Proceedings of the ninth international symposium on Hardware/software codesign
Prefetching for improved bus wrapper performance in cores
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Improved indexing for cache miss reduction in embedded systems
Proceedings of the 40th annual Design Automation Conference
A Framework for Design Space Exploration of Parameterized VLSI Systems
ASP-DAC '02 Proceedings of the 2002 Asia and South Pacific Design Automation Conference
Pre-Fetching for Improved Core Interfacing
Proceedings of the 12th international symposium on System synthesis
Power-efficient flexible processor architecture for embedded applications
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on the 2001 international conference on computer design (ICCD)
Zero cost indexing for improved processor cache performance
ACM Transactions on Design Automation of Electronic Systems (TODAES)
On-Chip Communication Architectures: System on Chip Interconnect
On-Chip Communication Architectures: System on Chip Interconnect
A low-power cache scheme for embedded computing
Journal of Embedded Computing - Issues in embedded single-chip multicore architectures
| Hi-index | 0.00 |