Accounting for various register allocation schemes during post-synthesis verification of RTL designs

Authors:
Nazanin Mansouri;Ranga Vemuri
Affiliations:
Department of Electrical and Computer Engineering and Computer Science, University of Cincinnati, Cincinnati, OH;Department of Electrical and Computer Engineering and Computer Science, University of Cincinnati, Cincinnati, OH
Venue:
DATE '99 Proceedings of the conference on Design, automation and test in Europe
Year:
1999

Citing 13
Cited 2

Automatic verification of finite-state concurrent systems using temporal logic specifications

ACM Transactions on Programming Languages and Systems (TOPLAS)
REAL: a program for REgister ALlocation

DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
A global, dynamic register allocation and binding for a data path synthesis system

DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
Symbolic model checking: an approach to the state explosion problem

Symbolic model checking: an approach to the state explosion problem
HAL: a multi-paradigm approach to automatic data path synthesis

DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference
Synthesis of Digital Design from Recursive Equations

Synthesis of Digital Design from Recursive Equations
DSS: A Distributed High-Level Synthesis System

IEEE Design & Test
A Methodology for Automated Verification of Synthesized RTL Designs and Its Integration with a High-Level Synthesis Tool

FMCAD '98 Proceedings of the Second International Conference on Formal Methods in Computer-Aided Design
On the Effectiveness of Theorem Proving Guided Discovery of Formal Assertions for a Register Allocator in a High-Level Synthesis System

Proceedings of the 11th International Conference on Theorem Proving in Higher Order Logics
Automated High-level Verification Against Clocked Algorithmic Specifications

CHDL '93 Proceedings of the 11th IFIP WG10.2 International Conference sponsored by IFIP WG10.2 and in cooperation with IEEE COMPSOC on Computer Hardware Description Languages and their Applications
Facet: A procedure for the automated synthesis of digital systems

DAC '83 Proceedings of the 20th Design Automation Conference
Theorem Proving Guided Development of Formal Assertions in a Resource-Constrained Scheduler for High-Level Synthesis

ICCD '98 Proceedings of the International Conference on Computer Design
On the notion of the normal form register-level structures and its applications in design-space exploration

EURO-DAC '90 Proceedings of the conference on European design automation

Verification of datapath and controller generation phase in high-level synthesis of digital circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Formal verification of code motion techniques using data-flow-driven equivalence checking

ACM Transactions on Design Automation of Electronic Systems (TODAES) - Special section on verification challenges in the concurrent world

Quantified Score

Hi-index	0.00

Accounting for various register allocation schemes during post-synthesis verification of RTL designs

Quantified Score

Visualization

Abstract