A methodology for accurate performance evaluation in architecture exploration

Authors:
George Hadjiyiannis;Pietro Russo;Srinivas Devadas
Affiliations:
Laboratory for Computer Science, Massachusetts Institute of Technology, 545 Technology Square, Cambridge, MA;Laboratory for Computer Science, Massachusetts Institute of Technology, 545 Technology Square, Cambridge, MA;Laboratory for Computer Science, Massachusetts Institute of Technology, 545 Technology Square, Cambridge, MA
Venue:
Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Year:
1999

Citing 5
Cited 15

ISDL: an instruction set description language for retargetability

DAC '97 Proceedings of the 34th annual Design Automation Conference
Generation of software tools from processor descriptions for hardware/software codesign

DAC '97 Proceedings of the 34th annual Design Automation Conference
Instruction selection, resource allocation, and scheduling in the AVIV retargetable code generator

DAC '98 Proceedings of the 35th annual Design Automation Conference
The mimola design system: Tools for the design of digital processors

DAC '84 Proceedings of the 21st Design Automation Conference
The MIMOLA design system a computer aided digital processor design method

DAC '79 Proceedings of the 16th Design Automation Conference

Generating Decision Trees for Decoding Binaries

OM '01 Proceedings of the 2001 ACM SIGPLAN workshop on Optimization of middleware and distributed systems
Using static scheduling techniques for the retargeting of high speed, compiled simulators for embedded processors from an abstract machine description

Proceedings of the 14th international symposium on Systems synthesis
Methodical Low-Power ASIP Design Space Exploration

Journal of VLSI Signal Processing Systems
Automated synthesis of efficient binary decoders for retargetable software toolkits

Proceedings of the 40th annual Design Automation Conference
Architecture Implementation Using the Machine Description Language LISA

ASP-DAC '02 Proceedings of the 2002 Asia and South Pacific Design Automation Conference
Automatic Architectural Synthesis of VLIW and EPIC Processors

Proceedings of the 12th international symposium on System synthesis
SEAS: a system for early analysis of SoCs

Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Fast Cycle-accurate Behavioral Simulation for Pipelined Processors Using Early Pipeline Evaluation

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Rapid Configuration and Instruction Selection for an ASIP: A Case Study

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Balancing design options with Sherpa

Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems
Architecture description language (ADL)-driven software toolkit generation for architectural exploration of programmable SOCs

Proceedings of the 41st annual Design Automation Conference
Rapid prototyping of JPEG encoder using the ASIP development system: PEAS-III

ICME '03 Proceedings of the 2003 International Conference on Multimedia and Expo - Volume 2
Creation and utilization of a virtual platform for embedded software optimization:: an industrial case study

CODES+ISSS '06 Proceedings of the 4th international conference on Hardware/software codesign and system synthesis
Processor Description Languages

Processor Description Languages
Harmless, a hardware architecture description language dedicated to real-time embedded system simulation

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	0.00

A methodology for accurate performance evaluation in architecture exploration

Quantified Score

Visualization

Abstract